Patents Examined by Tanika Warrior
-
Patent number: 7838910Abstract: Memory devices include a semiconductor substrate and a plurality of wordlines on the semiconductor substrate. A ground select line is on the semiconductor substrate on a first side of the wordlines and a string select line is on the semiconductor substrate on a second side of the wordlines. The wordlines extend between the ground select line and the string select line. First spacers are disposed between the wordlines, between the ground select line and an adjacent one of the wordlines and between the string select line and an adjacent one of the wordlines. Second spacers are disposed on sidewalls of the ground select line and the string select line displaced from the first spacers. The second spacers are a different material than the first spacers. The memory devices may be nonvolatile memory devices. Methods are also provided for forming the memory devices.Type: GrantFiled: December 27, 2006Date of Patent: November 23, 2010Assignee: Samsung Electronics Co., Ltd.Inventor: Seung-Jun Lee
-
Patent number: 7838359Abstract: A technique is provided that enables the formation of metal silicide individually for N-channel transistors and P-channel transistors, while at the same time a strain-inducing mechanism is also provided individually for each transistor type. In this way, a cobalt silicide having a reduced distance to the channel region of an NMOS transistor may be provided, while a P-channel transistor may receive a highly conductive nickel silicide, without unduly affecting or compromising the characteristics of the N-channel transistor.Type: GrantFiled: April 21, 2006Date of Patent: November 23, 2010Assignee: Advanced Micro Devices, Inc.Inventors: Christoph Schwan, Kai Frohberg, Matthias Lehr
-
Patent number: 7825488Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: GrantFiled: May 31, 2006Date of Patent: November 2, 2010Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan
-
Patent number: 7821090Abstract: An image capturing apparatus has a plurality of solid-state image capturing devices each having light receiving sections laminated in a depth direction of a semiconductor substrate. The devices are sequentially arranged in a direction along a substrate surface. Incident light waves having wavelength bands corresponding to depths of respective light receiving sections are detected there and generate signal charges. Bands are associated with light receiving sections by the wavelength dependence of the optical absorption. Trench sections each reach from a light incident surface or an opposite substrate surface to respective light receiving sections that do not overlap each other in a plane view. Electric charge transfer sections transfer electric charges independently from the light receiving sections via side wall portions of their respective trenches to the light incident surface side or the opposite substrate surface side at the time of driving readout gate electrodes at each trench section.Type: GrantFiled: April 3, 2008Date of Patent: October 26, 2010Assignee: Sharp Kabushiki KaishaInventor: Mutoh Akiyoshi
-
Patent number: 7821078Abstract: A semiconductor device of the invention has a plurality of resistor elements formed on an element isolating oxide film in predetermined regions on a surface of a semiconductor substrate. Active regions are furnished close to the resistor elements. This allows the element isolating oxide film near the resistor elements to be divided into suitable strips, forestalling a concave formation at the center of the element isolating oxide film upon polishing of the film by CMP and thereby enhancing dimensional accuracy of the resistor elements upon fabrication.Type: GrantFiled: January 11, 2008Date of Patent: October 26, 2010Assignee: Renesas Electronics CorporationInventors: Hiroyuki Amishiro, Toshio Kumamoto, Motoshige Igarashi, Kenji Yamaguchi
-
Patent number: 7808109Abstract: An electrically conductive material coated with a plurality of layers, includes a metal or metal alloy substrate; a barrier layer deposited on said substrate effective to inhibit diffusion of constituents of said substrate to said plurality of layers; a sacrificial layer deposited on said barrier layer effective to form intermetallic compounds with tin; a low resistivity oxide metal layer deposited on said sacrificial layer; and an outermost layer of tin or a tin-base alloy directly deposited on said low resistivity oxide metal layer.Type: GrantFiled: June 24, 2008Date of Patent: October 5, 2010Assignee: GBC Metals, L.L.C.Inventors: Szuchain F. Chen, Nicole A. Lasiuk, John E. Gerfen, Peter R. Robinson, Abid A. Khan
-
Patent number: 7786004Abstract: A method of manufacturing a semiconductor device includes forming a first conductive film on a semiconductor substrate via a first insulating film; forming a second conductive film on the first conductive film via a second insulating film; patterning the first and the second conductive films and the second insulating film to form a plurality of gate electrodes; filling a third insulating film between the plurality of gate electrodes; exposing an upper portion of the second conductive film by removing the third insulating film; covering surfaces of the exposed upper portion of the second conductive film with fluoride (F) or carbon (C) or oxygen (O); and forming a metal film on an upper surface of the second conductive film; and forming silicide layers on the upper portion of the second conductive films by thermally treating the metal film.Type: GrantFiled: October 12, 2007Date of Patent: August 31, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Jota Fukuhara
-
Patent number: 7786551Abstract: An integrated circuit system includes an integrated circuit wafer, forming a trimmed edge on the integrated circuit wafer, and applying a thinning process on the integrated circuit wafer with the trimmed edge.Type: GrantFiled: September 15, 2006Date of Patent: August 31, 2010Assignee: STATS ChipPAC Ltd.Inventors: Seung Wook Park, Taewoo Lee, Sung Yoon Lee
-
Patent number: 7776708Abstract: A system and method is disclosed that prevents the formation of a vertical bird's beak structure in the manufacture of a semiconductor device. A polysilicon filled trench is formed in a substrate of the semiconductor device. A composite layer stack is formed over the trench that has a nitride layer as a top layer. A plasma enhanced chemical vapor deposition (PECVD) oxide cap layer is formed over the nitride layer over the trench area. A mask and etch process is then applied to etch the composite layer stack adjacent to the polysilicon filled trench. A field oxide process is applied to form field oxide portions in the substrate adjacent to the trench. Because no field oxide is placed over the trench there is no formation of a vertical bird's beak structure. A gate oxide layer is applied to protect the trench from unwanted effects of subsequent processing steps.Type: GrantFiled: August 11, 2005Date of Patent: August 17, 2010Assignee: National Semiconductor CorporationInventor: Charles A. Dark
-
Patent number: 7777258Abstract: Recessed gate transistor structures and methods for making the same prevent a short between a gate conductive layer formed on a non-active region and an active region by forming an insulation layer therebetween, even though a misalignment is generated in forming a gate. The method and structure reduce the capacitance between gates. The method includes forming a device isolation film for defining an active region and a non-active region, on a predetermined region of a semiconductor substrate. First and second insulation layers are formed on an entire face of the substrate. A recess is formed in a portion of the active region. A gate insulation layer is formed within the recess, and then a first gate conductive layer is formed within the recess. A second gate conductive layer is formed on the second insulation layer and the first gate conductive layer. Subsequently, source/drain regions are formed.Type: GrantFiled: November 16, 2006Date of Patent: August 17, 2010Assignee: Samsung Electronics Co., Ltd.Inventors: Min-Hee Cho, Ji-Young Kim
-
Patent number: 7772631Abstract: An integrated circuit includes a memory cell arrangement with a plurality of active regions along a first direction, a plurality of parallel buried word lines (BWL) along a second direction, a plurality of parallel bitlines along a third direction, and a plurality of storage capacitors. The BWLs run through the active regions. Two of the BWLs are spaced apart from one another and from isolation trenches running through a respective active region, the BWLs being insulated from a channel region by a gate dielectric. The bit lines run perpendicular to the second direction, wherein each bit line makes contact with the relevant source region of the associated active region. The first direction lies between the second and third directions. Storage capacitors are connected to associated drain regions in a respective active region.Type: GrantFiled: July 26, 2006Date of Patent: August 10, 2010Assignee: Qimonda AGInventor: Till Schloesser
-
Patent number: 7759747Abstract: Electronic apparatus and methods of forming the electronic apparatus may include a tantalum aluminum oxynitride film for use in a variety of electronic systems and devices. The tantalum aluminum oxynitride film may be structured as one or more monolayers. The tantalum aluminum oxynitride film may be formed using atomic layer deposition. Metal electrodes may be disposed on a dielectric containing a tantalum aluminum oxynitride film.Type: GrantFiled: August 31, 2006Date of Patent: July 20, 2010Assignee: Micron Technology, Inc.Inventors: Leonard Forbes, Kie Y. Ahn, Arup Bhattacharyya
-
Patent number: 7736943Abstract: During fabrication of single-walled carbon nanotube transistor devices, a porous template with numerous parallel pores is used to hold the single-walled carbon nanotubes. The porous template or porous structure may be anodized aluminum oxide or another material. A gate region may be provided one end or both ends of the porous structure. The gate electrode may be formed and extend into the porous structure.Type: GrantFiled: October 11, 2007Date of Patent: June 15, 2010Assignee: Etamota CorporationInventors: Thomas W. Tombler, Jr., Brian Y. Lim
-
Patent number: 7732847Abstract: A semiconductor memory device is composed of a field effect transistor using the interface between a ferroelectric film and a semiconductor film as the channel and including a gate electrode to which a voltage for controlling the polarization state of the ferroelectric film is applied and source/drain electrodes provided on both ends of the channel to detect a current flowing in the channel in accordance with the polarization state. The semiconductor film is made of a material having a spontaneous polarization and the direction of the spontaneous polarization is parallel with the interface between the ferroelectric film and the semiconductor film.Type: GrantFiled: February 19, 2008Date of Patent: June 8, 2010Assignee: Panasonic CorporationInventors: Hiroyuki Tanaka, Yukihiro Kaneko, Yoshihisa Kato
-
Patent number: 7723138Abstract: A method of fabricating a semiconductor optical device is disclosed. This semiconductor optical device includes first and second optical semiconductor elements.Type: GrantFiled: September 25, 2007Date of Patent: May 25, 2010Assignee: Sumitomo Electric Industries, Ltd.Inventor: Tomokazu Katsuyama
-
Patent number: 7701033Abstract: A variety of isolation structures for semiconductor substrates include a trench formed in the substrate that is filled with a dielectric material or filled with a conductive material and lined with a dielectric layer along the walls of the trench. The trench may be used in combination with doped sidewall isolation regions. Both the trench and the sidewall isolation regions may be annular and enclose an isolated pocket of the substrate. The isolation structures are formed by modular implant and etch processes that do not include significant thermal processing or diffusion of dopants so that the resulting structures are compact and may be tightly packed in the surface of the substrate.Type: GrantFiled: July 30, 2008Date of Patent: April 20, 2010Assignees: Advanced Analogic Technologies, Inc., Advanced Analogic Technologies (Hong Kong) LimitedInventors: Richard K. Williams, Donald Ray Disney, Wai Tien Chan
-
Patent number: 7701017Abstract: A MOS semiconductor device includes a substrate having a first region with a Si(110) surface and a second region with a Si(100) surface, a p-channel MOSFET formed in the first region, and an n-channel MOSFET formed in the second region. The p-channel MOSFET including a first silicide layer formed on source/drain regions, and containing N atoms at an areal density of 8.5×1013 to 8.5×1014 cm?2, and F atoms at an areal density of less than 5.0×1012 cm?2. The n-channel MOSFET including a second silicide layer formed on a source/drain regions, and containing F atoms at an areal density of not less than 5.0×1013 cm?2.Type: GrantFiled: February 13, 2007Date of Patent: April 20, 2010Assignee: Kabushiki Kaisha ToshibaInventor: Masakatsu Tsuchiaki
-
Patent number: 7701005Abstract: Each of a pair of differently configured like-polarity insulated-gate field-effect transistors (40 or 42 and 240 or 242) in a semiconductor structure has a channel zone of semiconductor body material, a gate dielectric layer overlying the channel zone, and a gate electrode overlying the gate dielectric layer. For each transistor, the net dopant concentration of the body material reaches multiple local subsurface maxima below a channel surface depletion region and below largely all gate-electrode material overlying the channel zone. The transistors have source/drain zones (60 or 80) of opposite conductivity type to, and halo pocket portions of the same conductivity type as, the body material. One pocket portion (100/102 or 104) extends along both source/drain zones of one of the transistors. Another pocket portion (244 or 246) extends largely along only one of the source/drain zones of the other transistor so that it is asymmetrical.Type: GrantFiled: October 15, 2007Date of Patent: April 20, 2010Assignee: National Semiconductor CorporationInventors: Constantin Bulucea, Fu-Cheng Wang, Prasad Chaparala
-
Patent number: 7696559Abstract: A semiconductor memory device includes: a semiconductor substrate, on which an impurity diffusion layer is formed in a cell array area; a gate wiring stack body formed on the cell array area, in which multiple gate wirings are stacked and separated from each other with insulating films; a gate insulating film formed on the side surface of the gate wiring stack body, in which an insulating charge storage layer is contained, pillar-shaped semiconductor layers arranged along the gate wiring stack body, one side surfaces of which are opposed to the gate wiring stack body via the gate insulating film, each pillar-shaped semiconductor layer having the same conductivity type as the impurity diffusion layer; and data lines formed to be in contact with the upper surfaces of the pillar-shaped semiconductor layers and intersect the gate wirings.Type: GrantFiled: December 27, 2006Date of Patent: April 13, 2010Assignee: Kabushiki Kaisha ToshibaInventors: Fumitaka Arai, Riichiro Shirota, Makoto Mizukami
-
Patent number: 7670890Abstract: An junction field effect transistor (JFET) is fashioned with a patterned layer of silicide block (SBLK) material utilized in forming gate, source and drain regions. Utilizing the silicide block in this manner helps to reduce low-frequency (flicker) noise associated with the JFET by suppressing the impact of surface states, among other things.Type: GrantFiled: July 26, 2006Date of Patent: March 2, 2010Assignees: Texas Instruments Deutschland GmbH, Texas Instruments IncorporatedInventors: Badih El-Kareh, Hiroshi Yasuda, Scott Gerard Balster, Philipp Steinmann, Joe R. Trogolo