Patents Examined by Timor Karimy
-
Patent number: 11749667Abstract: A semiconductor manufacturing method of mounting a semiconductor chip or a stacked body of semiconductor chips on a support substrate placed on a stage, determines whether a predetermined condition is satisfied during a mounting processing of the semiconductor chip or the stacked body, evacuates, together with the support substrate, the semiconductor chip or the stacked body that has mounted on the support substrate before the determination when it is determined that the predetermined condition is satisfied, determines whether to resume the mounting processing of the semiconductor chip or the stacked body after the evacuation; and returns the evacuated semiconductor chip or the evacuated stacked body to a position before the evacuation and continuing the mounting processing when it is determined that the mounting processing is resumed.Type: GrantFiled: April 19, 2021Date of Patent: September 5, 2023Assignee: Kioxia CorporationInventors: Toshihiko Ohda, Tetsuya Kurosawa, Masatoshi Fukuda
-
Patent number: 11749712Abstract: An integrated circuit has an isolation capacitor structure that reduces the risk of breakdown from high electric fields at the edge of the top metal plate of the capacitor. The capacitor structure includes a bottom metal plate above a substrate. A first dielectric layer of a first dielectric material is formed between the bottom metal plate and the top metal plate. The capacitor structure also includes a thin narrow ring formed of a second dielectric material located under a portion of the top metal plate. The second dielectric material has a higher dielectric constant than the first dielectric material. The thin narrow ring follows the shape of the edge of the top metal plate with a portion of the ring underneath the top metal plate and a portion outside the edge of the top metal plate to thereby be located at a place of the maximum electric field.Type: GrantFiled: December 20, 2021Date of Patent: September 5, 2023Assignee: Skyworks Solutions, Inc.Inventors: Dan B. Kasha, Russell Croman, Stefan N. Mastovich, Thomas C. Fowler
-
Patent number: 11746003Abstract: A chip package includes a first die, a second die, a molding material, and a redistribution layer. The first die includes a first conductive pad. The second die is disposed on the first die and includes a second conductive pad. The molding material covers the first die and the second die. The molding material includes a top portion, a bottom portion, and an inclined portion adjoins the top portion and the bottom portion. The top portion is located on the second die, and the bottom portion is located on the first die. The redistribution layer is disposed along the top portion, the inclined portion, and the bottom portion. The redistribution layer is electrically connected to the first conductive pad and the second conductive pad.Type: GrantFiled: April 1, 2022Date of Patent: September 5, 2023Assignee: XINTEC INC.Inventors: Tsang-Yu Liu, Chaung-Lin Lai, Shu-Ming Chang
-
Patent number: 11742330Abstract: The present disclosure generally relates to stacked miniaturized electronic devices and methods of forming the same. More specifically, embodiments described herein relate to semiconductor device spacers and methods of forming the same. The semiconductor device spacers described herein may be utilized to form stacked semiconductor package assemblies, stacked PCB assemblies, and the like.Type: GrantFiled: January 18, 2022Date of Patent: August 29, 2023Assignee: Applied Materials, Inc.Inventors: Kurtis Leschkies, Han-Wen Chen, Steven Verhaverbeke, Giback Park, Kyuil Cho, Jeffrey L. Franklin, Wei-Sheng Lei
-
Patent number: 11742263Abstract: A leadframe for electronic systems comprising a first sub-leadframe connected by links to a second sub-leadframe, the first and second sub-leadframe connected by tiebars to a frame; and each link having a neck suitable for bending the link, the necks arrayed in a line operable as the axis for bending the second sub-leadframe towards the first sub-leadframe with the necks operable as rotation pivots.Type: GrantFiled: November 19, 2020Date of Patent: August 29, 2023Assignee: Texas Instruments IncorporatedInventors: Lee Han Meng@ Eugene Lee, Anis Fauzi Bin Abdul Aziz, Wei Fen Sueann Lim
-
Patent number: 11742284Abstract: Embodiments described herein provide techniques of forming an interconnect structure using lithographic and deposition processes. The interconnect structure can be used to couple components of a semiconductor package. For one example, a semiconductor package includes a die stack and an interconnect structure formed on the die stack. The die stack comprises a plurality of dies. Each die in the die stack comprises: a first surface; a second surface opposite the first surface; sidewall surfaces coupling the first surface to the second surface; and a pad on the first surface. A one sidewall surface of one of the dies has a sloped profile. The semiconductor package also includes an interconnect structure positioned on the first surfaces and the sidewall with the sloped profile. In this semiconductor package, the interconnect structure electrically couples the pad on each of the dies to each other.Type: GrantFiled: December 12, 2018Date of Patent: August 29, 2023Assignee: Intel CorporationInventors: Zhicheng Ding, Bin Liu, Yong She, Zhijun Xu
-
Patent number: 11735467Abstract: Processing methods may be performed to form an airgap spacer on a semiconductor substrate. The methods may include forming a spacer structure including a first material and a second material different from the first material. The methods may include forming a source/drain structure. The source/drain structure may be offset from the second material of the spacer structure by at least one other material. The methods may also include etching the second material from the spacer structure to form the airgap. The source/drain structure may be unexposed to etchant materials during the etching.Type: GrantFiled: December 22, 2021Date of Patent: August 22, 2023Assignee: Applied Materials, Inc.Inventors: Ashish Pal, Gaurav Thareja, Sankuei Lin, Ching-Mei Hsu, Nitin K. Ingle, Ajay Bhatnagar, Anchuan Wang
-
Patent number: 11735594Abstract: The present disclosure provides a semiconductor structure. The semiconductor structure includes a semiconductor substrate having a first region and a second region; a first fin active region of a first semiconductor material disposed within the first region, oriented in a first direction, wherein the first fin active region has a <100> crystalline direction along the first direction; and a second fin active region of a second semiconductor material disposed within the second region and oriented in the first direction, wherein the second fin active region has a <110> crystalline direction along the first direction.Type: GrantFiled: June 7, 2021Date of Patent: August 22, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Tzer-Min Shen, Zhiqiang Wu, Chung-Cheng Wu, Ching-Wei Tsai, Kuan-Lun Cheng, Chih-Hao Wang, Min Cao
-
Patent number: 11735564Abstract: The present disclosure provides a three-dimensional chip packaging structure and a method of making thereof. The structure includes: a plurality of chips stacked to form a staggered structure, each chip has one end hanging out from a lower chip and another end exposed out and connecting to a pad disposed on the chip, metal connecting pillars formed on the pads, a packaging layer disposed on the metal connecting pillars and the chips, a rewiring layer formed on the packaging layer, and a metal bump formed on the rewiring layer. The structure and method making it do not involve the Through-Silicon-Via (TSV) process, which is commonly used to achieve three-dimensional stacking of chips but is costly at the same time. Instead, the structure and method adopt pads and metal connecting pillars for electric connection. Also, the packaging structure does not necessitate a substrate for support, which reduces the package size.Type: GrantFiled: December 4, 2020Date of Patent: August 22, 2023Assignee: SJ SEMICONDUCTOR (JIANGYIN) CORPORATIONInventors: Yenheng Chen, Chengchung Lin, Chengtar Wu
-
Patent number: 11728274Abstract: A semiconductor package includes a first package having a first semiconductor chip, a second semiconductor chip and a core member including a through-hole. At least one of the first and second semiconductor chips is disposed in the through-hole. An encapsulant is disposed in the through-hole. A first redistribution layer is disposed above the core member and is electrically connected to the first and second semiconductor chips. A second redistribution layer is disposed under the core member and electrically connects the first and second semiconductor chips with an external PCB. Core vias penetrate the core member and electrically connect the first and second redistribution layers. A second package is disposed on the first package and includes a third semiconductor chip. A plurality of first electrical connection structures electrically connects the first and second packages. A plurality of second electrical connection structures electrically connects the semiconductor package with the external PCB.Type: GrantFiled: September 30, 2020Date of Patent: August 15, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Junghwa Kim, Heeseok Lee
-
Patent number: 11728236Abstract: Embodiments of three-dimensional (3D) memory devices have a blocking layer and fabrication methods thereof are disclosed. In an example, a 3D memory device includes a substrate, a memory stack including interleaved conductive layers and dielectric layers above the substrate, an array of NAND memory strings each extending vertically through the memory stack, a plurality of logic devices above the array of NAND memory strings, a semiconductor layer above and in contact with the logic devices, a pad-out interconnect layer above the semiconductor layer, and a blocking layer vertically between the semiconductor layer and the pad-out interconnect layer and configured to block outgassing of hydrogen.Type: GrantFiled: September 22, 2021Date of Patent: August 15, 2023Assignee: YANGTZE MEMORY TECHNOLOGIES CO., LTD.Inventor: Jun Liu
-
Patent number: 11728241Abstract: A driver board assembly includes first and second substrates, one or more power device assemblies and a cooling manifold. At least one jet impingement assembly is formed on a first surface of the first substrate and includes an impingement receiving portion that is at least partially circumferentially surrounded by a plurality of fluid microchannels that extend radially from the impingement receiving portion along the first surface. The second substrate is bonded onto the first substrate. The second substrate surface has a recess. The plurality of receiving contours are etched within the first surface of the first substrate. The one or more power device assemblies are bonded into the recess of the second substrate. A first cooling surface of the cooling manifold is bonded to the first surface such that the first cooling surface bonds within the plurality of receiving contours within the first surface of the first substrate.Type: GrantFiled: December 17, 2021Date of Patent: August 15, 2023Assignee: TOYOTA MOTOR ENGINEERING & MANUFACTURING NORTH AMERICA, INC.Inventor: Feng Zhou
-
Patent number: 11721671Abstract: A semiconductor package includes a chip stack comprising semiconductor chips vertically stacked on a substrate in a first direction perpendicular to a top surface of the substrate, pillars between the substrate and the chip stack, an adhesive layer on a bottom surface of a lowermost semiconductor chip of the semiconductor chips, a first lower protective layer between the adhesive layer and the pillars, a second lower protective layer between the first lower protective layer and the adhesive layer, and a mold layer covering the chip stack and filling a space between the pillars. A thickness of the second lower protective layer in the first direction is greater than a thickness of the adhesive layer in the first direction.Type: GrantFiled: March 29, 2021Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Wanho Park
-
Patent number: 11721673Abstract: Provided is a semiconductor package including a semiconductor stack including a first lower chip, a second lower chip, a gap filler disposed between the first lower chip and the second lower chip, and a first upper chip disposed on an upper surface of the first lower chip, an upper surface of the second lower chip, and an upper surface of the gap filler, the first lower chip includes first upper surface pads and a first upper surface dielectric layer, the second lower chip includes second upper surface pads and a second upper surface dielectric layer, the first upper chip includes lower surface pads and a lower surface dielectric layer, and an area of an upper surface of each of the second upper surface pads is greater than an area of a lower surface of each of the lower surface pads.Type: GrantFiled: January 4, 2022Date of Patent: August 8, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Hyuekjae Lee, Jihoon Kim, Jihwan Suh, Soyoun Lee, Jiseok Hong, Taehun Kim, Jihwan Hwang
-
Patent number: 11710944Abstract: A multi-wavelength light emitting device is manufactured by forming first and second epitaxial materials overlying first and second surface regions. The first and second epitaxial materials are patterned to form a plurality of first and second epitaxial dice. At least one of the first plurality of epitaxial dice and at least one of the second plurality of epitaxial dice are transferred from first and second substrates, respectively, to a carrier wafer by selectively etching a release region, separating from the substrate each of the epitaxial dice that are being transferred, and selectively bonding to the carrier wafer each of the epitaxial dice that are being transferred. The transferred first and second epitaxial dice are processed on the carrier wafer to form a plurality of light emitting devices capable of emitting at least a first wavelength and a second wavelength.Type: GrantFiled: September 16, 2021Date of Patent: July 25, 2023Assignee: KYOCERA SLD Laser, Inc.Inventors: Melvin McLaurin, Alexander Sztein, Po Shan Hsu, Eric Goutain, James W. Raring, Paul Rudy, Vlad Novotny
-
Patent number: 11705436Abstract: A semiconductor device includes a first semiconductor chip having a first surface and a second surface; a first adhesive layer on the first surface; a second semiconductor chip that includes a third surface and a fourth surface, and a connection bump on the third surface. The connection bump is coupled to the first adhesive layer. The semiconductor device includes a wiring substrate connected to the connection bump. The semiconductor device includes a first resin layer covering the connection bump between the second semiconductor chip and the wiring substrate, and covers one side surface of the second semiconductor chip connecting the third surface and the fourth surface. The first adhesive layer covers an upper portion of the at least one side surface. The first resin layer covers a lower portion of the t least one side surface. The first adhesive layer and the first resin layer contact each other.Type: GrantFiled: March 22, 2022Date of Patent: July 18, 2023Assignee: KIOXIA CORPORATIONInventors: Takeori Maeda, Yuusuke Takano, Soichi Homma
-
Patent number: 11705689Abstract: A plurality of dies includes a gallium and nitrogen containing substrate having a surface region and an epitaxial material formed overlying the surface region. The epitaxial material includes an n-type cladding region, an active region having at least one active layer overlying the n-type cladding region, and a p-type cladding region overlying the active region. The epitaxial material is patterned to form the plurality of dies on the surface region, the dies corresponding to a laser device. Each of the plurality of dies includes a release region composed of a material with a smaller bandgap than an adjacent epitaxial material. A lateral width of the release region is narrower than a lateral width of immediately adjacent layers above and below the release region to form undercut regions bounding each side of the release region. Each die also includes a passivation region extending along sidewalls of the active region.Type: GrantFiled: July 16, 2021Date of Patent: July 18, 2023Assignee: KYOCERA SLD Laser, Inc.Inventors: Alexander Sztein, Melvin McLaurin, Po Shan Hsu, James W. Raring
-
Patent number: 11705433Abstract: A semiconductor device includes a first semiconductor chip, an adhesive layer that is formed on the first semiconductor chip, and a second semiconductor chip that is arranged on the first semiconductor chip via the adhesive layer. The first semiconductor chip has a first semiconductor substrate and a first wiring layer. The first wiring layer has a first inductor and a first electrode pad. The first wiring layer is formed on the first semiconductor substrate. The second semiconductor chip has a second wiring layer and a second semiconductor substrate. The second wiring layer is formed on the first wiring layer via the adhesive layer. The second semiconductor substrate is formed on the second wiring layer, and has a first opening. In a plan view, the first electrode pad is formed so as not to overlap with the second semiconductor chip, and a second electrode pad overlaps with the first opening.Type: GrantFiled: July 20, 2021Date of Patent: July 18, 2023Assignee: RENESAS ELECTRONICS CORPORATIONInventor: Yasutaka Nakashiba
-
Patent number: 11699662Abstract: In accordance with the disclosure, one or both semiconductor dies in a face-to-face arrangement may include a probe pad layer formed on a face of the die to allow the die to be individually tested prior to assembly of the dies. Thus, faulty dies may be discarded individually so they are not included in a composite semiconductor device, thereby increasing device yields. The probe pad layer also allows dies to be matched so that a composite semiconductor device achieves desired performance, which may further increase device yields. In some embodiments, the probe pads of the probe pad layer formed on the face of the die may be used to individually test the die, and may remain inactive, or inert, during operation of the composite semiconductor device.Type: GrantFiled: January 23, 2020Date of Patent: July 11, 2023Assignee: NVIDIA CorporationInventors: Joseph Greco, Joseph Minacapelli
-
Patent number: 11694906Abstract: In one example, a semiconductor device can comprise a unit substrate comprising a unit conductive structure and a unit dielectric structure, and an electronic component coupled to the unit conductive structure. The unit substrate can comprise a portion of a singulated subpanel substrate of a panel substrate. Other examples and related methods are also disclosed herein.Type: GrantFiled: January 22, 2020Date of Patent: July 4, 2023Assignee: Amkor Technology Singapore Holding Pte. Ltd.Inventors: Jae Yoon Kim, Ji Hun Lee, Suresh Jayaraman, David Hiner, Won Chul Do, Jin Young Khim, Ju Hong Shin, Kye Ryung Kim