Patents Examined by Tremesha S Willis
-
Patent number: 11810844Abstract: A component carrier includes a glass core having a first main surface and a second main surface; a first electrically insulating layer structure applied on the first main surface of the glass core; a first electrically conductive layer structure applied on the first electrically insulating layer structure; and at least one inner hole extending through the glass core and the first electrically insulating layer structure.Type: GrantFiled: March 3, 2021Date of Patent: November 7, 2023Assignee: AT&S(Chongqing) Company LimitedInventor: Jeesoo Mok
-
Patent number: 11805688Abstract: A display device includes a substrate having a first area, a second area, and a bending area disposed between the first area and the second area. An inner wiring is disposed in the first area. An outer wiring is disposed in the second area. An interlayer insulating layer covers the inner wiring and the outer wiring, and includes a first contact hole. A conductive layer is disposed on the interlayer insulating layer, and is connected to the inner wiring or the outer wiring through the first contact hole. An inorganic protective layer covers at least a portion of the conductive layer and includes an inorganic insulating material.Type: GrantFiled: December 7, 2021Date of Patent: October 31, 2023Assignee: SAMSUNG DISPLAY CO., LTD.Inventors: Hyungjun Park, Wonkyu Kwak
-
Patent number: 11804428Abstract: Disclosed is a package and method of forming the package with a mixed pad size. The package includes a first set of pads having a first size and a first pitch, where the first set of pads are solder mask defined (SMD) pads. The package also includes a second set of pads having a second size and a second pitch, where the second set of pads are non-solder mask defined (NSMD) pads.Type: GrantFiled: November 13, 2020Date of Patent: October 31, 2023Assignee: QUALCOMM INCORPORATEDInventors: Wen Yin, Yonghao An, Manuel Aldrete
-
Patent number: 11792937Abstract: A component built-in wiring substrate includes a first insulating layer, a first conductor layer formed on a first surface of the first insulating layer and including a component mounting pad, a second conductor layer formed on a second surface of the first insulating layer on the opposite side with respect to the first surface, via conductors formed in the first insulating layer such that the via conductors are connecting the second conductor layer and the component mounting pad of the first conductor layer, a second insulating layer formed on the first insulating layer and having a component accommodating portion penetrating through the second insulating layer such that the component mounting pad is positioned at bottom of the accommodating portion, and an electronic component positioned in the accommodating portion of the second insulating layer such that the electronic component is mounted on the component mounting pad of the first conductor layer.Type: GrantFiled: September 8, 2021Date of Patent: October 17, 2023Assignee: IBIDEN CO., LTD.Inventors: Takahiro Yamada, Seiji Izawa, Katsuyuki Sano
-
Patent number: 11792914Abstract: The disclosure provides a circuit board assembly, which includes a core layer, an electronic component, a first shielding ring wall, a second shielding ring wall, a first circuit layer, a second circuit layer, a first insulating layer and first shielding columns. The core layer includes an accommodating space, and the accommodating space has an inner side wall. The first shielding ring wall is disposed in the accommodating space and covers the inner side wall, in which the first shielding ring wall surrounds the electronic component. The second shielding ring wall is disposed in the core layer and surrounds the first shielding ring wall. The core layer is disposed between the first circuit layer and the second circuit layer. The second circuit layer is disposed between the first insulating layer and the core layer. The first shielding columns are disposed in the first insulating layer.Type: GrantFiled: December 29, 2021Date of Patent: October 17, 2023Assignees: AVARY HOLDING (SHENZHEN) CO., LTD., HONGQISHENG PRECISION ELECTRONICS (QINHUANGDAO) CO., LTD., GARUDA TECHNOLOGY CO., LTD.Inventors: Zhi-Hong Yang, Mao-Feng Hsu
-
Patent number: 11792941Abstract: The present publication discloses a circuit-board structure, including a conductor layer on an insulating material layer, and a conductor pattern on top of the conductor foil. A component is attached to the conductor foil and the conductor pattern, the component embedded at least in part in adhesive which attaches the component to the insulating material layer. A recess is formed in the conductor foil and the insulating material layer, and contact openings are in the insulating material layer at locations of contact areas of the component. Conductor material of the conductor foil is not present outside the conductor pattern, and the conductor foil is located between the conductor pattern and the insulating material layer.Type: GrantFiled: August 30, 2021Date of Patent: October 17, 2023Assignee: IMBERATEK, LLCInventors: Risto Tuominen, Antti Iihola, Petteri Palm
-
Patent number: 11782559Abstract: A conductive component includes a first electrode pattern made of metal thin wires, and includes a plurality of first conductive patterns that extend in a first direction alternating with first non-conductive patterns. Each first conductive pattern includes break parts in portions other than intersection parts of the thin metal wires. The conductive component further includes a second electrode pattern made of thin metal wires, and includes a plurality of second conductive patterns that extend in a second direction orthogonal to the first direction and alternating with second non-conductive patterns. Each second conductive pattern includes break parts in portions other than intersection parts of thin metal wires.Type: GrantFiled: October 24, 2022Date of Patent: October 10, 2023Assignee: FUJIFILM CorporationInventors: Hiroshige Nakamura, Tadashi Kuriki
-
Patent number: 11782484Abstract: Apparatuses and associated methods for mounting PCBs and other electronics boards in portable medical equipment and/or other portable and non-portable electronic devices are disclosed herein. In some embodiments, the technology disclosed herein can provide PCB mounting systems that isolate the PCB from detrimental shock, vibration, and/or strain, while also providing electrical ground paths that greatly reduce EMI and other electrical disturbances. Some embodiments of the mounting systems described herein include both elastomeric (e.g., rubber) components and resilient metallic grounding members that, when assembled together, provide favorable shock mounting as well as robust electrical grounding without the inconvenience of using separate shock mounts, grounding straps, etc.Type: GrantFiled: October 29, 2021Date of Patent: October 10, 2023Assignee: FUJIFILM SONOSITE, INC.Inventor: Ken Dickenson
-
Patent number: 11778738Abstract: A printed circuit board assembly includes a main printed circuit board including a first main signal line and a first dielectric having a first permittivity; a sub printed circuit board including a first sub signal line and a second dielectric having a second permittivity smaller than the first permittivity; and a first connection block configured to connect the first main signal line of the main printed circuit board and the first sub signal line of the sub printed circuit board.Type: GrantFiled: August 20, 2019Date of Patent: October 3, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hoon Hwangbo
-
Patent number: 11778754Abstract: A component carrier includes an electrically insulating layer structure with a first main surface and a second main surface, a through hole extends through the electrically insulating layer structure between the first main surface and the second main surface. The through hole has a first tapering portion extending from the first main surface and a second tapering portion extending from the second main surface. The through hole is delimited by a first plating structure on at least part of the sidewalls of the electrically insulating layer structure and a second plating structure formed separately from and arranged on the first plating structure. The second plating structure includes an electrically conductive bridge structure connecting the opposing sidewalls.Type: GrantFiled: January 30, 2020Date of Patent: October 3, 2023Assignee: AT&S Austria Technologie & Systemtechnik AktiengesellschaftInventors: Robin Zhang, Seok Kim Tay
-
Patent number: 11763987Abstract: A multilayer capacitor and a board having the same mounted thereon are provided. The multilayer capacitor includes a capacitor body including a plurality of dielectric layers and a plurality of internal electrodes alternately disposed with each of the plurality of dielectric layers interposed therebetween, and an external electrode disposed on the capacitor body to be connected to the internal electrode. At least one intermetallic compound layer is disposed in a region in which the plurality of internal electrodes and the external electrode are connected, and a total number of the at least one intermetallic compound layer is more than or equal to 55% and less than 100% of a total number of the plurality of internal electrodes.Type: GrantFiled: June 23, 2021Date of Patent: September 19, 2023Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: A Ra Cho, Dong Hwi Shin, Seon Young Yoo
-
Patent number: 11765817Abstract: An object here is to provide a control device which can be reduced in size, weight and cost while being able to prevent unauthorized access. The control device includes: a microcontroller having a storage device, a processor, a package in which the storage device and the processor are accommodated, and multiple communication electrodes provided on a bottom surface of the package; and a wiring board having wiring layers comprised of a front surface layer, an intermediate layer and a rear surface layer, each having a wiring pattern formed therein, insulating members for insulating the respective wiring layers from each other; interlayer connection portions each making an electrical connection between the wiring patterns in different ones of the wiring layers; multiple electrode pads formed n the front surface layer; and communication-dedicated interlayer connection portions which are electrically connected to the respective electrode pads, and which are each externally exposed.Type: GrantFiled: May 19, 2022Date of Patent: September 19, 2023Assignee: Mitsubishi Electric CorporationInventors: Yutaka Takeuchi, Hideyuki Takahama, Yuzo Taguchi, Shozo Kanzaki
-
Patent number: 11763958Abstract: Provided are a composite material structure obtained by joining composite materials with resin-impregnated reinforcing fibers, for which appropriate lightning proofing measures are taken, and a method for manufacturing the composite material structure. The composite material structure includes a first composite material, a second composite material, and a low-conductivity material. The first composite material includes a conductive first reinforcing fiber and a first resin impregnated into the first reinforcing fiber. The second composite material is integrated with the first composite material, and has a conductive second reinforcing fiber and a second resin impregnated into the second reinforcing fiber.Type: GrantFiled: January 23, 2019Date of Patent: September 19, 2023Assignee: MITSUBISHI HEAVY INDUSTRIES, LTD.Inventors: Toshiya Araki, Tomoo Takizawa, Hiroaki Yamaguchi, Toshinobu Muraki, Shunsuke Yoshino
-
Patent number: 11757336Abstract: A wiring board (3) has first and second rigid sections (11, 12) each having six metal leaf layers, and a flexible section (13) having two metal leaf layers that connect the both rigid sections (11, 12). A capacitor unit (34) and a filter unit 31, which supplies power to an inverter, are mounted on the first rigid section (11), and a CPU (21) and a pre-driver circuit element (22) are mounted on the second rigid section (12). Mutually-independent two control systems are arranged so as to be symmetrical about a board center line (M). Detection signal lines (51) of rotation sensors (37, 38) located at the middle of the first rigid section (11) extend along the board center line (M) on the flexible section (13). Each of the two control systems is configured along a wiring direction of the detection signal lines (51).Type: GrantFiled: August 12, 2022Date of Patent: September 12, 2023Assignee: HITACHI ASTEMO, LTD.Inventors: Tetsurou Tateyama, Kumiko Yoshinaga, Eiji Ichikawa, Hirofumi Watanabe, Mototaka Takahashi
-
Patent number: 11758653Abstract: A printed circuit board includes a first substrate portion including a first insulating layer and a first wiring layer; and a second substrate portion disposed on the first substrate portion and including a second insulating layer, a pad disposed on the second insulating layer, and a first via penetrating through the second insulating layer and connecting the first wiring layer and the pad to each other. The first via has a boundary with each of the first wiring layer and the pad, and includes a first metal layer and a second metal layer disposed on different levels.Type: GrantFiled: April 5, 2021Date of Patent: September 12, 2023Assignee: SAMSUNG ELECTRO-MECHANICS CO., LTD.Inventors: Sang Hoon Kim, Yong Duk Lee, Duck Young Maeng
-
Patent number: 11753561Abstract: A patterning paste is disclosed for patterning metal nanowires, the patterning paste including a complexing agent containing guanidine thiocyanate. A method of selectively patterning a substrate having metal nanowires includes: providing a substrate having a surface bearing metal nanowires; and selectively applying the patterning paste to the substrate such that the metal nanowires are selectively cut into a pattern. A consumer electronic product includes: a substrate having a surface bearing metal nanowires. The metal nanowires of the substrate are selectively patterned by applying the patterning paste to the substrate such that the metal nanowires are selectively cut into the pattern.Type: GrantFiled: November 20, 2018Date of Patent: September 12, 2023Assignee: PPG Industries Ohio, Inc.Inventors: Paul F. Cheetham, Shawn R. DeBerry
-
Patent number: 11751328Abstract: Provided are flexible interconnect circuit assemblies and methods of fabricating thereof. In some examples, a flexible interconnect circuit comprises multiple circuit portions, which are monolithically integrated. During the fabrication, some of these circuit portions are folded relative to other portions, forming a stack in each fold. For example, the initial orientation of these portions can be selected such that smaller sheets can be used for circuit fabrication. The portions are then unfolded into the final design configuration. In some examples, the assembly also comprises a bonding film and a temporary support film attached to the bonding film such that the two circuit portions at least partially overlap with the bonding film and are positioned between the bonding film and temporary support film. In some examples, at least some circuit portions extend past the boundary of the bonding film and are coupled to connectors.Type: GrantFiled: February 22, 2023Date of Patent: September 5, 2023Assignee: CelLink CorporationInventors: Jean-Paul Ortiz, Malcom Parker Brown, Mark Terlaak, Will Findlay, Kevin Michael Coakley, Casey Anderson
-
Patent number: 11749596Abstract: A wiring substrate includes a conductor pad, an insulating layer formed on the conductor pad such that the insulating layer is covering the conductor pad and has a through hole, a bump formed on the conductor pad such that the bump is formed in the through hole penetrating through the insulating layer. The conductor pad is formed such that the conductor pad has a connecting surface connected to the bump, a concave part formed on the connecting surface of the conductor pad to the bump, and a convex part formed in the concave part.Type: GrantFiled: October 25, 2021Date of Patent: September 5, 2023Assignee: IBIDEN CO., LTD.Inventors: Katsuyuki Sano, Yoji Sawada
-
Patent number: 11742278Abstract: A wiring substrate includes: an insulating substrate being shaped in a quadrangle in a plan view, including a mounting portion where an electronic component is mounted on a side of a principal surface of the insulating substrate, and having a recess on a side surface thereof; an inner surface electrode which is located on an inner surface of the recess; a via conductor which is located on a corner side of the insulating substrate in a perspective plan view and has both ends located in a thickness direction of the insulating substrate; and a wiring conductor, on the side of the principal surface of the insulating substrate, connecting the mounting portion, the inner surface electrode, and the via conductor, wherein, in a perspective plan view, the wiring conductor has a wiring conductor absent region which surrounds a region located between the mounting portion and the via conductor.Type: GrantFiled: October 31, 2019Date of Patent: August 29, 2023Assignee: KYOCERA CorporationInventors: Kazushi Nakamura, Hidehisa Umino
-
Patent number: 11735560Abstract: An electronic-component-embedded substrate includes a base having flexibility and cavities formed therethrough, electronic components disposed in the cavities, respectively, and interconnects disposed on the base and connected to the electronic components, wherein the interconnects include a metal foil having openings that abut the electronic components, and include a plating layer disposed on the metal foil and connected to the electronic components through the openings.Type: GrantFiled: May 19, 2021Date of Patent: August 22, 2023Assignee: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventor: Yoichi Nishihara