Patents Examined by Tu Tu V Ho
-
Patent number: 11824054Abstract: A package structure includes an insulating encapsulation, a semiconductor die, and a filter structure. The semiconductor die is encapsulated in the insulating encapsulation. The filter structure is electrically coupled to the semiconductor die, wherein the filter structure includes a patterned metallization layer with a pattern having a double-spiral having aligned centroids thereof.Type: GrantFiled: March 28, 2022Date of Patent: November 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Sen-Kuei Hsu, Hsin-Yu Pan, Ming-Hsien Tsai
-
Patent number: 11825664Abstract: A memory device including bit lines, auxiliary lines, selectors, and memory cells is provided. The word lines are intersected with the bit lines. The auxiliary lines are disposed between the word lines and the of bit lines. The selectors are inserted between the bit lines and the auxiliary lines. The memory cells are inserted between the word lines and the auxiliary lines.Type: GrantFiled: March 24, 2022Date of Patent: November 21, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ji-Feng Ying, Jhong-Sheng Wang, Tsann Lin
-
Patent number: 11817402Abstract: An integrated circuit layout is provided. The integrated circuit layout includes: a first active region having a first plurality of field effect transistors (FETs); and an interconnect contacting sources and drains of the first plurality of FETs in the first active region through a first set of contact structures. At least one of the first set of contact structures is electrically non-conductive.Type: GrantFiled: February 21, 2022Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventor: Shih-Lien Linus Lu
-
Patent number: 11818963Abstract: An apparatus is provided which comprises: a magnetic junction including: a stack of structures including: a first structure comprising a magnet with an unfixed perpendicular magnetic anisotropy (PMA) relative to an x-y plane of a device, wherein the first structure has a first dimension along the x-y plane and a second dimension in the z-plane, wherein the second dimension is substantially greater than the first dimension. The magnetic junction includes a second structure comprising one of a dielectric or metal; and a third structure comprising a magnet with fixed PMA, wherein the third structure has an anisotropy axis perpendicular to the plane of the device, and wherein the third structure is adjacent to the second structure such that the second structure is between the first and third structures; and an interconnect adjacent to the third structure, wherein the interconnect comprises a spin orbit material.Type: GrantFiled: January 18, 2022Date of Patent: November 14, 2023Assignee: Intel CorporationInventors: Sasikanth Manipatruni, Kaan Oguz, Chia-Ching Lin, Christopher Wiegand, Tanay Gosavi, Ian Young
-
Patent number: 11818964Abstract: An MRAM cell has a bottom electrode, a metal tunneling junction, and a top electrode. The metal tunneling junction has a side surface between the bottom electrode and the top electrode. A thin layer on the side surface includes one or more compounds of a metal found in one of the electrodes. The thin layer has a lower conductance than the MTJ. The electrode metal may have been deposited on the side during MTJ patterning and subsequently been reacted to from a compound having a lower conductance than a nitride of the electrode metal. The thin layer may include an oxide deposited over the redeposited electrode metal. The thin layer may include a compound of the electrode metal deposited over the redeposited electrode metal. A silicon nitride spacer may be formed over the thin layer without forming nitrides of the electrode metal.Type: GrantFiled: March 16, 2022Date of Patent: November 14, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Joung-Wei Liou, Chin Kun Lan
-
Patent number: 11805686Abstract: The present disclosure relates to the field of display technologies and, in particular to a display panel and a display device. The display panel includes a circuit board assembly, a plurality of sub-pixels, a base substrate, and a plurality of connecting wires. The circuit board assembly includes a plurality of first bonding pads; a plurality of second bonding pads are disposed in the non-display area of the base substrate; the plurality of connecting wires connect the plurality of first bonding pads and the plurality of second bonding pads. Adjacent connecting wires have different maximum stretchable heights in a direction perpendicular to the base substrate.Type: GrantFiled: March 27, 2020Date of Patent: October 31, 2023Assignee: BOE TECHNOLOGY GROUP CO., LTD.Inventors: Chao Pu, Shengji Yang, Kuanta Huang, Pengcheng Lu, Xiaochuan Chen
-
Patent number: 11800724Abstract: An MRAM memory cell includes a substrate and a transistor. The transistor includes: first and second source regions; a drain region between the first and second source regions; a first channel region between the drain region and the first source region; a second channel region between the drain region and the second source region; a first gate structure over the first channel region; and a second gate structure over the second channel region. A magnetic tunnel junction is overlying the transistor. The drain region is coupled to the magnetic tunnel junction. A first metal layer is overlying the transistor, and a second metal layer is overlying the first metal layer. The second and first metal layers couple a common source line signal to the first and second source regions of the MRAM memory cell and to those of a neighboring MRAM memory cell.Type: GrantFiled: December 27, 2021Date of Patent: October 24, 2023Inventors: Harry-Hak-Lay Chuang, Wen-Chun You, Hung Cho Wang, Yen-Yu Shih
-
Patent number: 11795391Abstract: A phosphor having a main crystal phase having a crystal structure identical to that of CaAlSiN3, and including a Ca element partially replaced with an Eu element, wherein the phosphor has a median size d50 of 12.0 ?m or more and 22.0 ?m or less, as measured according to a laser diffraction scattering method, and has a specific surface area of 1.50 m2/g or more and 10.00 m2/g or less, as measured according to a BET method.Type: GrantFiled: April 8, 2019Date of Patent: October 24, 2023Assignee: DENKA COMPANY LIMITEDInventors: Yusuke Takeda, Tomohiro Nomiyama, Marina Takamura, Shintaro Watanabe
-
Patent number: 11796587Abstract: A semiconductor device includes a semiconductor die, a defect detection structure and an input-output circuit. The semiconductor die includes a central region and a peripheral region surrounding the central region. The peripheral region includes a left-bottom corner region, a left-upper corner region, a right-upper corner region and a right-bottom corner region. The defect detection structure is formed in the peripheral region. The defect detection structure includes a first conduction loop passing through the left-bottom corner region, a second conduction loop passing through the right-bottom corner region, a third conduction loop passing through the left-bottom corner region and the left-upper corner region, a fourth conduction loop passing through the right-bottom corner region and the right-upper corner region, and a shielding loop to shield electrical interference between the first through fourth conduction loops.Type: GrantFiled: October 1, 2020Date of Patent: October 24, 2023Inventors: Junghyun Roh, Minjae Lee, Unho Cha
-
Patent number: 11791247Abstract: Semiconductor packages may include a lead frame, one or more semiconductor die coupled with the lead frame, and an interposer coupled with the lead frame and with at least one of the one or more semiconductor die. The interposer in implementations includes an electrically conductive material coupled with an electrically insulative material. The interposer may be coupled with the lead frame through the electrically insulative material such that the electrically conductive material is electrically isolated from the lead frame. The interposer may facilitate a gate node of the package being fully encapsulated within the package without being exposed through an encapsulant of the package. Fully encapsulating the gate node within the package may allow a contact pad of another node to have a larger area exposed through the encapsulant to provide greater heat transfer to a printed circuit board (PCB).Type: GrantFiled: July 7, 2021Date of Patent: October 17, 2023Assignee: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLCInventors: Erwin Ian Vamenta Almagro, Maria Clemens Ypil Quinones, Romel N. Manatad, Maria Cristina Estacio, Elsie Agdon Cabahug
-
Patent number: 11785863Abstract: A method for fabricating a magnetic tunneling junction (MTJ) structure is described. A first dielectric layer is deposited on a bottom electrode and partially etched through to form a first via opening having straight sidewalls, then etched all the way through to the bottom electrode to form a second via opening having tapered sidewalls. A metal layer is deposited in the second via opening and planarized to the level of the first dielectric layer. The remaining first dielectric layer is removed leaving an electrode plug on the bottom electrode. MTJ stacks are deposited on the electrode plug and on the bottom electrode wherein the MTJ stacks are discontinuous. A second dielectric layer is deposited over the MTJ stacks and polished to expose a top surface of the MTJ stack on the electrode plug. A top electrode layer is deposited to complete the MTJ structure.Type: GrantFiled: June 1, 2021Date of Patent: October 10, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Yi Yang, Dongna Shen, Yu-Jen Wang
-
Patent number: 11778920Abstract: A semiconductor device includes a magnetic tunneling junction (MTJ) on a substrate, a cap layer adjacent to and directly contacting the MTJ, a first inter-metal dielectric (IMD) layer around the MTJ, a top electrode on the MTJ, a metal interconnection under the MTJ, and a second IMD layer around the metal interconnection. Preferably, the cap layer is a single layer structure made of dielectric material and an edge of the cap layer contacts the first IMD layer directly.Type: GrantFiled: May 5, 2022Date of Patent: October 3, 2023Assignee: UNITED MICROELECTRONICS CORP.Inventors: Hui-Lin Wang, Po-Kai Hsu, Hung-Yueh Chen, Yu-Ping Wang
-
Patent number: 11776841Abstract: A method is provided for forming a semiconductor product including providing a substrate comprising a buried power rail; forming a sacrificial plug at a contact surface on the buried power rail; applying a front-end-of-line module for forming devices in the semiconductor substrate; providing a Via, through layers applied by the front-end-module, which joins the sacrificial plug on the buried power rail; selectively removing the sacrificial plug thereby obtaining a cavity above the buried power rail; filling the cavity with a metal to electrically connect the devices with the buried power rail, wherein the sacrificial plug is formed such that the contact surface area is larger than an area of a cross-section of the Via parallel with the contact surface.Type: GrantFiled: August 27, 2021Date of Patent: October 3, 2023Assignee: Imec VZWInventor: Zheng Tao
-
Patent number: 11776906Abstract: Disclosed is a semiconductor device comprising a substrate, a first dielectric layer on the substrate, a first lower conductive line in the first dielectric layer, an etch stop layer on the first dielectric layer, a via-structure that penetrates the etch stop layer and connects to the first lower conductive line, a second dielectric layer on the etch stop layer, and an upper conductive line that penetrates the second dielectric layer and connects to the via-structure. The first dielectric layer includes a dielectric pattern at a level higher than a top surface of the first lower conductive line. The upper conductive line is in contact with a top surface of the etch stop layer. The etch stop layer has at an upper portion a rounded surface in contact with the via-structure.Type: GrantFiled: September 21, 2021Date of Patent: October 3, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Jangho Lee, Jongmin Baek, Wookyung You, Kyu-Hee Han, Suhyun Bark
-
Patent number: 11776902Abstract: A semiconductor device includes a semiconductor substrate, a trench capacitor arranged on the semiconductor substrate, a first wiring layer, a second wiring layer, a first TSV penetrating the semiconductor substrate outside the trench capacitor, a second TSV penetrating the semiconductor substrate outside the trench capacitor, a first connecting terminal connected to the first TSV, a second connecting terminal connected to the first TSV, a third connecting terminal connected to the second TSV, and a fourth connecting terminal connected to the second TSV. A plurality of connecting terminals including the first through fourth connecting terminals are arranged dispersively over an entire area of the first wiring layer and the second wiring layer of the semiconductor device, thereby stabilizing voltage supplied to an image unit and achieving a stable image signal.Type: GrantFiled: July 14, 2021Date of Patent: October 3, 2023Assignee: Olympus CorporationInventors: Katsumi Hosogai, Satoru Adachi, Takatoshi Igarashi, Satoshi Nasuno
-
Patent number: 11769723Abstract: A monolithic three-dimensional (3D) integrated circuit (IC) device includes a lower tier including a lower tier cell and an upper tier arranged over the lower tier. The upper tier has a first upper tier cell and a second upper tier cell separated by a predetermined lateral space. A monolithic inter-tier via (MIV) extends from the lower tier through the predetermined lateral space, and the MIV has a first end electrically connected to the lower tier cell and a second end electrically connected to the first upper tier cell.Type: GrantFiled: April 22, 2021Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Shih-Wei Peng, Jiann-Tyng Tzeng, Kam-Tou Sio, Wei-Cheng Lin, Wei-An Lai
-
Patent number: 11768989Abstract: A method of designing a semiconductor device including the operations of analyzing a vertical abutment between a first standard cell block and a second cell block and, if a mismatch is identified between the first standard cell block and the second cell block initiating the selection of a first modified cell block that reduces the mismatch and a spacing between the first modified cell block and the second cell block, the first modified cell block comprising a first abutment region having a continuous active region arranged along a first axis parallel to an edge of the vertical abutment, and replacing the first standard cell block with the first modified cell block to obtain a first modified layout design and devices manufactured according to the method.Type: GrantFiled: December 21, 2021Date of Patent: September 26, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chi-Yu Lu, Hui-Zhong Zhuang, Pin-Dai Sue, Yi-Hsin Ko, Li-Chun Tien
-
Patent number: 11770937Abstract: A magnetic memory device includes a substrate including a cell region and a peripheral circuit region, lower contact plugs on the cell region, data storage structures on the lower contact plugs, and a peripheral interconnection structure on the peripheral circuit region. The peripheral interconnection structure includes a line portion extending in a direction parallel to a top surface of the substrate, and contact portions extending from the line portion toward the substrate. A height of each of the contact portions is less than a height of each of the lower contact plugs.Type: GrantFiled: August 30, 2021Date of Patent: September 26, 2023Assignee: Samsung Electronics Co., Ltd.Inventors: Han-Na Cho, Bok-Yeon Won, Oik Kwon
-
Patent number: 11764336Abstract: A semiconductor light emitting device includes a plurality of light emitting structures, an isolation layer covering side surfaces of the plurality of light emitting structures and insulating the plurality of light emitting structures from one another, a partition layer formed on the isolation layer, a first protective layer covering top surfaces of the plurality of light emitting structures and side walls of the partition layer, a reflective layer covering the first protective layer and disposed on the side walls of the partition layer, and a second protective layer covering the reflective layer.Type: GrantFiled: July 26, 2021Date of Patent: September 19, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Sung Hyun Sim, Yong Il Kim, Ha Nul Yoo, Ji Hye Yeon, Jun Bu Youn, Ji Hoon Yun, Su Hyun Jo
-
Patent number: 11764219Abstract: Embodiments disclosed herein include a semiconductor device. In an embodiment, the semiconductor device comprises a substrate, and a cell on the substrate. In an embodiment, the cell comprises a plurality of transistors over the substrate, and a first metal layer over the plurality of transistors. In an embodiment, the first metal layer comprises a first power line, wherein a width of the first power line is entirely within the cell, a second power line, wherein a width of the second power line is entirely within the cell, and a plurality of signal lines between the first power line and the second power line.Type: GrantFiled: December 2, 2019Date of Patent: September 19, 2023Assignee: Intel CorporationInventors: Harshitha Vishwanath, Renukprasad Hiremath, Sukru Yemenicioglu, Ranjith Kumar, Ruth Amy Brain