Patents Examined by Wilner Jean Baptiste
-
Patent number: 11107942Abstract: A method is described that includes sputtering multiple layers on a back surface of the photovoltaic structure, the photovoltaic structure being made of at least one group III-V semiconductor material, and evaporating, over the multiple layers, one or more additional layers including a metal layer, the back metal structure being formed by the multiple layers and the additional layers. A photovoltaic device is also described that includes a back metal structure disposed over a back surface of a photovoltaic structure made of a group III-V semiconductor material, the back metal structure including one or more evaporated layers disposed over multiple sputtered layers, the one or more evaporated layers including a metal layer. By allowing evaporation along with sputtering, tool size and costs can be reduced, including minimizing a number of vacuum breaks. Moreover, good yield and reliability, such as reducing dark line defects (DLDs), can also be achieved.Type: GrantFiled: April 30, 2019Date of Patent: August 31, 2021Assignee: UTICA LEASECO, LLCInventors: Octavi Santiago Escala Semonin, Reto Adrian Furler, Hasti Majidi, Kirsten Sydney Hessler
-
Patent number: 11107927Abstract: The present invention disclosures an oxide semiconductor transistor and a method of fabricating the same. The oxide semiconductor transistor according to an embodiment of the present invention includes a first gate electrode formed on a substrate; a first gate insulating film formed using a solution process on the first gate electrode; a source electrode and a drain electrode separately formed on one surface of the first gate insulating film; an oxide semiconductor film formed using a solution process on the first gate insulating film and the source and drain electrodes; a second gate insulating film formed using a solution process on the oxide semiconductor film; pixel electrodes separately formed on one surface of the second gate insulating film and electrically connected to the source and drain electrodes, respectively; and a second gate electrode formed on the second gate insulating film.Type: GrantFiled: September 13, 2017Date of Patent: August 31, 2021Assignee: UNIVERSITY-INDUSTRY COOPERATION GROUP OF KYUNG HEE UNIVERSITYInventors: Jin Jang, Tae Hun Kim
-
Patent number: 11108018Abstract: A lower part protection film for an OLED panel is provided. More particularly, a lower part protection film for an OLED panel, having a significantly improved recognition rate of an alignment process, being capable of preventing generation of static electricity through an antistatic treatment, and having excellent adhesion to an OLED panel at the same time, and an organic light-emitting display apparatus including the lower part protection film for an OLED panel are provided.Type: GrantFiled: January 18, 2018Date of Patent: August 31, 2021Assignee: Samsung Display Co., Ltd.Inventors: Youngseo Choi, Sangshin Kim, Jinhyuk Kim, Youngdon Park, Youngbin Baek, Sangwoo Lee
-
Patent number: 11101188Abstract: A cover for an integrated circuit package includes a central plate and a peripheral frame surrounding the central plate. The peripheral frame is vertically spaced from and parallel to the central plate. The peripheral frame includes through openings formed therein. The cover can be used to package a semiconductor chip that is mounted to a substrate.Type: GrantFiled: August 26, 2019Date of Patent: August 24, 2021Assignee: STMICROELECTRONICS (GRENOBLE 2) SASInventors: Olivier Franiatte, Richard Rembert
-
Patent number: 11101233Abstract: A method for forming a semiconductor device is provided. The method includes providing a substrate. The method includes forming a mask layer over a surface of the substrate. The mask layer has an opening over a portion of the surface. The method includes depositing a conductive layer over the surface and the mask layer. The method includes removing the mask layer and the conductive layer over the mask layer. The conductive layer remaining after the removal of the mask layer and the conductive layer over the mask layer forms a conductive pad. The method includes bonding a device to the conductive pad through a solder layer. The conductive pad is embedded in the solder layer.Type: GrantFiled: May 7, 2020Date of Patent: August 24, 2021Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chen-En Yen, Chin-Wei Kang, Kai-Jun Zhan, Wen-Hsiung Lu, Cheng-Jen Lin, Ming-Da Cheng, Mirng-Ji Lii
-
Patent number: 11094729Abstract: A semiconductor device is provided as a back-illuminated solid-state imaging device. The device is manufactured by bonding a first semiconductor wafer with a pixel array in a half-finished product state and a second semiconductor wafer with a logic circuit in a half-finished product state together, making the first semiconductor wafer into a thin film, electrically connecting the pixel array and the logic circuit, making the pixel array and the logic circuit into a finished product state, and dividing the first semiconductor wafer and the second semiconductor being bonded together into microchips.Type: GrantFiled: January 17, 2020Date of Patent: August 17, 2021Inventors: Taku Umebayashi, Hiroshi Takahashi, Reijiroh Shohji
-
Patent number: 11088106Abstract: A stack of electrical components has a first electrical component having a first surface, a second surface that is opposite to the first surface and a side surface that is located between the first surface and the second surface; a second electrical component having a third surface on which the first electrical component is mounted, the third surface facing the second surface and forming a corner portion between the third surface and the side surface; an adhesive layer that bonds the first electrical component to the second electrical component, wherein the adhesive layer has a first portion that is located between the second surface and the third surface and a curved second portion that fills the corner portion; and a conductive layer that extends on a side of the side surface, curves along the second portion and extends to the third surface.Type: GrantFiled: August 30, 2019Date of Patent: August 10, 2021Assignee: TDK CorporationInventors: Yohei Hirota, Hiroshi Yamazaki, Hitoshi Iwama, Yusuke Takahashi
-
Patent number: 11088247Abstract: A method of fabrication of a semiconductor device including implementation of fabrication of at least one stack made on a substrate, including at least one first portion of a first semiconductor and at least one second portion of a second semiconductor which is different from the first semiconductor, so the thickness of at least the first portion is substantially equal to the thickness of at least one nanostructure, and wherein the first or second semiconductor is capable of being selectively etched relative to the second or first semiconductor, respectively, fabrication, on a part of the stack, of external spacers and at least one dummy gate, etching of the stack such that the remaining parts of the first and second portions are arranged beneath the dummy gate and beneath the external spacers and form a stack of nanowires, after the etching of the stack, thermal treatment of the stack of nanowires.Type: GrantFiled: March 9, 2020Date of Patent: August 10, 2021Assignees: Commissariat A L'Energie Atomique et aux Energies Alternatives, International Business Machines CorporationInventors: Shay Reboh, Kangguo Cheng, Remi Coquand, Nicolas Loubet
-
Patent number: 11087995Abstract: A 3D semiconductor device, the device including: a first level, where the first level includes a first layer, the first layer including first transistors, and where the first level includes a second layer, the second layer including first interconnections; a second level overlaying the first level, where the second level includes a third layer, the third layer including second transistors, and where the second level includes a fourth layer, the fourth layer including second interconnections; and a plurality of connection paths, where the plurality of connection paths provides connections from a plurality of the first transistors to a plurality of the second transistors, where the second level is bonded to the first level, where the bonded includes oxide to oxide bond regions, where the bonded includes metal to metal bond regions, where the third layer includes a crystalline layer, and where the second level includes a Radio Frequency (“RF”) circuit.Type: GrantFiled: April 5, 2021Date of Patent: August 10, 2021Assignee: Monolithic 3D Inc.Inventors: Zvi Or-Bach, Brian Cronquist, Deepak Sekar
-
Patent number: 11088116Abstract: A first semiconductor die includes first bonding pads. The first bonding pads include proximal bonding pads embedded within a first bonding dielectric layer and distal bonding pads having at least part of the sidewall that overlies the first bonding dielectric layer. A second semiconductor die includes second bonding pads. The second bonding pads are bonded to the proximal bonding pads and the distal bonding pads. The proximal bonding pads are bonded to a respective one of a first subset of the second bonding pads at a respective horizontal bonding interface and the distal bonding pads are bonded to a respective one of a second subset of the second bonding pads at a respective vertical bonding interface at the same time. Dielectric isolation structures may vertically extend through the second bonding dielectric layer of the second semiconductor die and contact the first bonding dielectric layer.Type: GrantFiled: November 25, 2019Date of Patent: August 10, 2021Assignee: SANDISK TECHNOLOGIES LLCInventors: Chen Wu, Peter Rabkin, Masaaki Higashitani
-
Patent number: 11081404Abstract: A method of forming a nanosheet device is provided. The method includes forming two amorphous source/drain fills on a substrate and one or more semiconductor nanosheet layers between the two amorphous source/drain fills. The method further includes forming a gate dielectric layer on exposed portions of the one or more semiconductor nanosheet layers. The method further includes forming a protective capping layer on the gate dielectric layer, and subjecting the two amorphous source/drain fills to a recrystallization treatment to cause a phase change from the amorphous state to a single crystal or poly-crystalline phase.Type: GrantFiled: May 1, 2019Date of Patent: August 3, 2021Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jingyun Zhang, Alexander Reznicek, Takashi Ando, Choonghyun Lee
-
Patent number: 11075134Abstract: A semiconductor device includes a semiconductor body and a first portion including silicon and nitrogen. The first portion is in direct contact with the semiconductor body. A second portion including silicon and nitrogen is in direct contact with the first portion. The first portion is between the semiconductor body and the second portion. An average silicon content in the first portion is higher than in the second portion.Type: GrantFiled: August 30, 2019Date of Patent: July 27, 2021Assignee: Infineon Technologies AGInventors: Markus Kahn, Oliver Humbel, Philipp Sebastian Koch, Angelika Koprowski, Christian Maier, Gerhard Schmidt, Juergen Steinbrenner
-
Patent number: 11069794Abstract: A transistor production method includes etching a semiconductor substrate to form at least one upper trench portion, sequentially depositing first and second insulating materials over the substrate and partially removing the second insulating material, etching the substrate to form a lower trench portion, depositing a third insulating material over the substrate, disposing a polycrystalline silicon (pc-Si) material in the trench portions and partially removing such material, depositing a fourth insulating material over the substrate and partially removing the third and fourth insulating materials, removing the second insulating material and disposing another pc-Si material in the upper trench portion, and forming a well and a source on the substrate. A trench power transistor thus produced is also disclosed.Type: GrantFiled: September 24, 2019Date of Patent: July 20, 2021Assignee: Leadpower-semi Co., LTD.Inventors: Po-Hsien Li, Jen-Hao Yeh, Hsin-Yen Chiu
-
Patent number: 11069644Abstract: A semiconductor device and method is disclosed. In one embodiment, the semiconductor device comprises a semiconductor die comprising a first surface and a second surface opposite to the first surface, a first metallization layer disposed on the first surface of the semiconductor die, a first solder layer disposed on the first metallization layer, wherein the first solder layer contains the compound Sn/Sb, and a first contact member comprising a Cu-based base body and a Ni-based layer disposed on a main surface of the Cu-based base body, wherein the first contact member is connected with the Ni-based layer to the first solder layer.Type: GrantFiled: August 30, 2019Date of Patent: July 20, 2021Assignee: Infineon Technologies AGInventors: Thomas Behrens, Alexander Heinrich, Evelyn Napetschnig, Bernhard Weidgans, Catharina Wille, Christina Yeong
-
Patent number: 11069606Abstract: A method to produce a semiconductor package or system-on-flex package comprising bonding structures for connecting IC/chips to fine pitch circuitry using a solid state diffusion bonding is disclosed. A plurality of traces is formed on a substrate, each respective trace comprising at least four different conductive materials having different melting points and plastic deformation properties, which are optimized for both diffusion bonding of chips and soldering of passives components.Type: GrantFiled: October 2, 2019Date of Patent: July 20, 2021Assignee: Compass Technology Company LimitedInventors: Kelvin Po Leung Pun, Chee Wah Cheung
-
Patent number: 11063021Abstract: The present disclosure relates to a microelectronics package with vertically stacked flip-chip dies, and a process for making the same. The disclosed microelectronics package includes a module board, a first thinned flip-chip die with a through-die via, a second flip-chip die with a package contact at the bottom, and a mold compound. Herein, a top portion of the through-die via is exposed at top of the first thinned flip-chip die. The first thinned flip-chip die and the mold compound reside over the module substrate. The mold compound surrounds the first thinned flip-chip die and extends above the first thinned flip-chip die to define an opening. The second flip-chip die, which has a smaller plane size than the first thinned flip-chip die, resides within the opening and is stacked with the first thinned flip-chip die by coupling the package contact to the exposed top portion of the through-die via.Type: GrantFiled: July 31, 2019Date of Patent: July 13, 2021Assignee: Qorvo US, Inc.Inventors: Julio C. Costa, Robert Aigner, Gernot Fattinger, Dirk Robert Walter Leipold, George Maxim, Baker Scott, Merrill Albert Hatcher, Jr., Jon Chadwick
-
Patent number: 11062992Abstract: An electronic component includes a lower insulating layer, an upper insulating layer formed on the lower insulating layer, a first via electrode embedded in the lower insulating layer, a second via electrode embedded in the lower insulating layer at an interval from the first via electrode, and a resistance layer that is made of a metal thin film, is interposed in a region between the lower insulating layer and the upper insulating layer, and is electrically connected to the first via electrode and the second via electrode.Type: GrantFiled: August 30, 2019Date of Patent: July 13, 2021Assignee: ROHM CO., LTD.Inventor: Bungo Tanaka
-
Patent number: 11056355Abstract: A method of fabricating a semiconductor may include forming on a substrate a mold structure including a mold layer, a buffer layer, and a support layer, performing on the mold structure an anisotropic etching process to form a plurality of through holes in the mold structure, and forming a plurality of bottom electrodes in the through holes. The buffer layer has a nitrogen content amount that increases as approaching the support layer from the mold layer. The buffer layer has an oxygen content amount that increases as approaching the mold layer from the support layer.Type: GrantFiled: April 30, 2019Date of Patent: July 6, 2021Assignee: Samsung Electronics Co., Ltd.Inventors: Byoungdeog Choi, Jangseop Kim
-
Patent number: 11049925Abstract: A display device comprises a first electrode of a (1-1)-th subpixel, a first electrode of a (1-2)-th subpixel, a first electrode of a (2-1)-th subpixel, and a first electrode of a (2-2)-th subpixel; a (1-1)-th welding electrode connected to the first electrode of the (1-1)-th subpixel, a (1-2)-th welding electrode connected to the first electrode of the (1-2)-th subpixel, a (2-1)-th welding electrode connected to the first electrode of the (2-1)-th subpixel, and a (2-2)-th welding electrode connected to the first electrode of the (2-2)-th subpixel; and a first repair line overlapping the (1-1)-th welding electrode and the (2-1)-th welding electrode and a second repair line overlapping the (1-2)-th welding electrode and the (2-2)-th welding electrode, wherein the first repair line and the second repair line are disposed on different layers with at least one insulating layer interposed therebetween.Type: GrantFiled: August 30, 2019Date of Patent: June 29, 2021Assignee: LG DISPLAY CO., LTD.Inventors: Yoohwan Kim, Sungho Cho, Hyunjae Yoo
-
Patent number: 11043558Abstract: The present disclosure provides a method for semiconductor fabrication. The method includes epitaxially growing source/drain feature on a fin; forming a silicide layer over the epitaxial source/drain feature; forming a seed metal layer on the silicide layer; forming a contact metal layer over the seed metal layer using a bottom-up growth approach; and depositing a fill metal layer over the contact metal layer.Type: GrantFiled: August 30, 2019Date of Patent: June 22, 2021Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Shih-Chuan Chiu, Chia-Hao Chang, Jia-Chuan You, Tien-Lu Lin, Yu-Ming Lin, Chih-Hao Wang