Patents by Inventor Abhirup LAHIRI
Abhirup LAHIRI has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11394393Abstract: A DAC cell includes first and second transistors, drain-source coupled at a first node, a gate of the second transistor coupled to a data input (D), and third and fourth transistors, drain-source coupled at a second node, a gate of the fourth transistor coupled to a complement of the data input (DB). The circuit further includes first and second shadow transistors each coupled between the first node and ground, a gate of the first shadow transistor coupled to a switching input (S) and a gate of the second shadow transistor coupled to a complement of the switching input (SB). The circuit still further includes third and fourth shadow transistors each coupled between the second node and ground, a gate of the third shadow transistor coupled to S and a gate of the fourth shadow transistor coupled to SB.Type: GrantFiled: September 23, 2020Date of Patent: July 19, 2022Assignee: XILINX, INC.Inventors: Abhirup Lahiri, Roberto Pelliconi
-
Patent number: 11265001Abstract: A DAC current steering circuit includes first and second transistors, respectively coupled to first and second outputs via first and second nodes at their drains, and source coupled to each other and to ground. A gate of the first transistor is coupled to a data input (D), and a gate of the second transistor coupled to a complement of the data input (DB). The circuit further includes first and second bleeder transistors, whose drains are respectively coupled to the first and second nodes, and whose sources are coupled together at a third node, the third node coupled to ground, and first and second bleeder switching transistors, whose drains and sources are each coupled to the third node, a gate of the first bleeder switching transistor coupled to a switching input (S) and a gate of the second bleeder switching transistor coupled to a complement of the switching input (SB).Type: GrantFiled: December 8, 2020Date of Patent: March 1, 2022Assignee: XILINX, INC.Inventor: Abhirup Lahiri
-
Patent number: 10944417Abstract: A DAC current steering circuit includes a first transistor whose: drain is coupled to a first output, source is coupled to a drain of a second transistor at a first node, and gate is coupled to a data input, and a third transistor whose: drain is coupled to a second output, source is coupled to a drain of a fourth transistor at a second node, and gate is coupled to a complement of the data input. The circuit further includes first and second shadow capacitors respectively coupled, via first and second switches, between the first and second nodes and ground, the first and second switches respectively controlled by the complement of the data input, and the data input.Type: GrantFiled: July 7, 2020Date of Patent: March 9, 2021Assignee: XILINX, INC.Inventor: Abhirup Lahiri
-
Patent number: 10819317Abstract: A stabilized oscillator which comprises a ring oscillator with an odd number of inverters. The output of an inverter is driving a capacitor and the input of the a next inverter. A feedback element is configured for generating a first and a second current with a fixed current ratio between both, and for applying the same voltage over the ring oscillator as over a resistor which is connected in parallel with a current compensator. The first current goes through the parallel connection, the second current goes through the ring oscillator. The current compensator is configured such that the ratio of the current through the current compensator and a parasitic current component of the second current is substantially equal to the ratio of the first and second current.Type: GrantFiled: December 30, 2019Date of Patent: October 27, 2020Assignee: MELEXIS TECHNOLOGIES SAInventors: Abhirup Lahiri, Shenjie Wang
-
Patent number: 10222819Abstract: A reference voltage generator circuit includes a circuit that generates a complementary to absolute temperature (CTAT) voltage and a proportional to absolute temperature (PTAT) current. An output current circuit generates, from the PTAT current, a sink PTAT current sunk from a first node and a source PTAT current sourced to a second node, wherein the sink and source PTAT currents are equal. A resistor is directly connected between the first node and the second node. A divider circuit divides the CTAT voltage to generate a divided CTAT voltage applied to the first node. A voltage at the second node is a fractional bandgap reference voltage equal to a sum of the divided CTAT voltage and a voltage drop across the resistor that is proportional to a resistor current equal to the sink and source PTAT currents.Type: GrantFiled: January 10, 2018Date of Patent: March 5, 2019Assignee: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Patent number: 10185338Abstract: A digital low drop-out regulator circuit includes transistor switches that are selectively actuated in response to a comparison of an output voltage at an output node to corresponding tap reference voltages. A dynamic reference voltage correction circuit operates to shift voltage levels of the tap reference voltages in response to a difference between the output voltage at the output node and an input reference voltage.Type: GrantFiled: December 20, 2017Date of Patent: January 22, 2019Assignee: STMicroelectronics International N.V.Inventors: Abhirup Lahiri, Nitin Bansal, Shrestha Bansal
-
Patent number: 10027333Abstract: An embodiment circuit includes a first charge pump configured to generate a first current at a first node, and a second charge pump configured to generate a second current at a second node. The circuit further includes an isolation buffer coupled between the first node and the second node and an adder having a first input coupled to the second node. The circuit additionally includes an auxiliary charge pump configured to generate a third current at a second input of the adder, and an oscillator having an input coupled to an output of the adder.Type: GrantFiled: November 18, 2016Date of Patent: July 17, 2018Assignee: STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Abhirup Lahiri, Nitin Gupta, Gagan Midha
-
Publication number: 20180145695Abstract: An embodiment circuit includes a first charge pump configured to generate a first current at a first node, and a second charge pump configured to generate a second current at a second node. The circuit further includes an isolation buffer coupled between the first node and the second node and an adder having a first input coupled to the second node. The circuit additionally includes an auxiliary charge pump configured to generate a third current at a second input of the adder, and an oscillator having an input coupled to an output of the adder.Type: ApplicationFiled: November 18, 2016Publication date: May 24, 2018Inventors: Abhirup Lahiri, Nitin Gupta, Gagan Midha
-
Publication number: 20180129239Abstract: A reference voltage generator circuit includes a circuit that generates a complementary to absolute temperature (CTAT) voltage and a proportional to absolute temperature (PTAT) current. An output current circuit generates, from the PTAT current, a sink PTAT current sunk from a first node and a source PTAT current sourced to a second node, wherein the sink and source PTAT currents are equal. A resistor is directly connected between the first node and the second node. A divider circuit divides the CTAT voltage to generate a divided CTAT voltage applied to the first node. A voltage at the second node is a fractional bandgap reference voltage equal to a sum of the divided CTAT voltage and a voltage drop across the resistor that is proportional to a resistor current equal to the sink and source PTAT currents.Type: ApplicationFiled: January 10, 2018Publication date: May 10, 2018Applicant: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Patent number: 9898030Abstract: A reference voltage generator circuit includes a circuit that generates a complementary to absolute temperature (CTAT) voltage and a proportional to absolute temperature (PTAT) current. An output current circuit generates, from the PTAT current, a sink PTAT current sunk from a first node and a source PTAT current sourced to a second node, wherein the sink and source PTAT currents are equal. A resistor is directly connected between the first node and the second node. A divider circuit divides the CTAT voltage to generate a divided CTAT voltage applied to the first node. A voltage at the second node is a fractional bandgap reference voltage equal to a sum of the divided CTAT voltage and a voltage drop across the resistor that is proportional to a resistor current equal to the sink and source PTAT currents.Type: GrantFiled: July 12, 2016Date of Patent: February 20, 2018Assignee: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Publication number: 20180017986Abstract: A reference voltage generator circuit includes a circuit that generates a complementary to absolute temperature (CTAT) voltage and a proportional to absolute temperature (PTAT) current. An output current circuit generates, from the PTAT current, a sink PTAT current sunk from a first node and a source PTAT current sourced to a second node, wherein the sink and source PTAT currents are equal. A resistor is directly connected between the first node and the second node. A divider circuit divides the CTAT voltage to generate a divided CTAT voltage applied to the first node. A voltage at the second node is a fractional bandgap reference voltage equal to a sum of the divided CTAT voltage and a voltage drop across the resistor that is proportional to a resistor current equal to the sink and source PTAT currents.Type: ApplicationFiled: July 12, 2016Publication date: January 18, 2018Applicant: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Patent number: 9746871Abstract: A current mirror circuit provides a current to drive a load. A noise cancelling circuit is provided to keep the load current constant in spite of variations in the supply voltage. The noise cancelling circuit includes an auxiliary current path which branches from the load current path. The length-to-width ratios of transistors of the circuit are selected to provide the desired noise cancellation while maintaining device stability.Type: GrantFiled: August 28, 2015Date of Patent: August 29, 2017Assignee: STMicroelectroinics International N.V.Inventors: Nitin Gupta, Abhirup Lahiri
-
Patent number: 9559708Abstract: Disclosed herein is a circuit including a phase frequency detector (PFD) configured to compare phases of an input signal and a feedback signal, and to generate first and second control signals as a function of that comparison. An attenuation circuit includes a capacitor coupled in series between a node and a switching node, and is configured to charge the capacitor and disconnect the switching node from ground based on assertion of the first control signal, and discharge the capacitor and connect the switching node to ground based on assertion of the second control signal.Type: GrantFiled: August 5, 2016Date of Patent: January 31, 2017Assignee: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Publication number: 20160344395Abstract: Disclosed herein is a circuit including a phase frequency detector (PFD) configured to compare phases of an input signal and a feedback signal, and to generate first and second control signals as a function of that comparison. An attenuation circuit includes a capacitor coupled in series between a node and a switching node, and is configured to charge the capacitor and disconnect the switching node from ground based on assertion of the first control signal, and discharge the capacitor and connect the switching node to ground based on assertion of the second control signal.Type: ApplicationFiled: August 5, 2016Publication date: November 24, 2016Applicant: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Patent number: 9438254Abstract: A phase-locked-loop includes a phase-frequency-detector (PFD) comparing phases of an input signal and feedback signal, and generating therefrom control signals. An attenuation circuit in series with the PFD includes a filter between a voltage-controlled-oscillator (VCO) control node and ground. A buffer is coupled to the VCO control node. An impedance network is coupled to the VCO control node and has an impedance element coupled to a first current source so voltage at the VCO control node increases when control signals indicate the phase of the input signal leads the feedback signal, and coupled to a second current source so voltage at the VCO control node decreases when control signals indicate a lagging phase. A VCO is coupled to the VCO control node to generate an output signal, with the phase of the output signal matching the input signal. The feedback signal is based upon the output signal.Type: GrantFiled: May 21, 2015Date of Patent: September 6, 2016Assignee: STMicroelectronics International N.V.Inventor: Abhirup Lahiri
-
Patent number: 9419634Abstract: A multiple phase oscillator includes a master oscillator that injection locks a first ring oscillator. The free-running frequency of the first ring oscillator is adjustable through a control signal. A second ring oscillator has a same structure as the first ring oscillator and is connected to operate in a free-running mode. The free-running frequency of the second ring oscillator is adjustable through the control signal. A control loop senses the output of the second ring oscillator and adjusts the control signal so that the free-running frequency of the second ring oscillator matches a desired value.Type: GrantFiled: June 26, 2015Date of Patent: August 16, 2016Assignees: STMICROELECTRONICS SA, STMICROELECTRONICS INTERNATIONAL N.V.Inventors: Sebastien Dedieu, Abhirup Lahiri
-
Patent number: 9325324Abstract: A phase locked loop (PLL) circuit includes a phase comparison circuit configured to compare phase of an input signal to phase of a feedback signal and generate a control signal responsive to the phase comparison and an oscillator circuit configured to generate an output signal at a frequency set by said control signal, where said feedback signal is derived from said output signal. The PLL circuit further operates in a calibration mode of operation wherein the oscillator circuit operates in a frequency locked loop mode to compare frequency of the input signal to frequency of the output signal and center a gain of the oscillator circuit across process, voltage and temperature in response to the frequency comparison. Furthermore, bias current for a charge pump within the phase comparison circuit is calibrated during calibration mode of operation to match a temperature independent reference current.Type: GrantFiled: December 17, 2014Date of Patent: April 26, 2016Assignee: STMicroelectronics International N.V.Inventors: Nitin Gupta, Anand Kumar, Abhirup Lahiri
-
Patent number: 9294106Abstract: According to an embodiment, a circuit includes a first charge pump configured to generate a first current at a first node, a second charge pump configured to generate a second current at a second node, a loop filter coupled between the first and second nodes, the loop filter including a first filter path coupled to the first node, a second filter path coupled to the second node, and an isolation buffer interposed between the first and second filter paths. The second current at the second node is different than the first current at the first node. The circuit further includes an oscillator configured to apply a first gain to an output of the first filter path and a second gain to an output of the second filter path.Type: GrantFiled: July 3, 2014Date of Patent: March 22, 2016Assignee: STMicroelectronics International N.V.Inventors: Abhirup Lahiri, Nitin Gupta
-
Publication number: 20160006442Abstract: According to an embodiment, a circuit includes a first charge pump configured to generate a first current at a first node, a second charge pump configured to generate a second current at a second node, a loop filter coupled between the first and second nodes, the loop filter including a first filter path coupled to the first node, a second filter path coupled to the second node, and an isolation buffer interposed between the first and second filter paths. The second current at the second node is different than the first current at the first node. The circuit further includes an oscillator configured to apply a first gain to an output of the first filter path and a second gain to an output of the second filter path.Type: ApplicationFiled: July 3, 2014Publication date: January 7, 2016Inventors: Abhirup Lahiri, Nitin Gupta
-
Publication number: 20150370281Abstract: A current mirror circuit provides a current to drive a load. A noise cancelling circuit is provided to keep the load current constant in spite of variations in the supply voltage. The noise cancelling circuit includes an auxiliary current path which branches from the load current path. The length-to-width ratios of transistors of the circuit are selected to provide the desired noise cancellation while maintaining device stability.Type: ApplicationFiled: August 28, 2015Publication date: December 24, 2015Inventors: Nitin GUPTA, Abhirup LAHIRI