Patents by Inventor Aditya Sreenivas
Aditya Sreenivas has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9542336Abstract: A processing device comprises an instruction execution unit, a memory agent and pinning logic to pin memory pages in a multi-level memory system upon request by the memory agent. The pinning logic includes an agent interface module to receive, from the memory agent, a pin request indicating a first memory page in the multi-level memory system, the multi-level memory system comprising a near memory and a far memory. The pinning logic further includes a memory interface module to retrieve the first memory page from the far memory and write the first memory page to the near memory. In addition, the pinning logic also includes a descriptor table management module to mark the first memory page as pinned in the near memory, wherein marking the first memory page as pinned comprises setting a pinning bit corresponding to the first memory page in a cache descriptor table and to prevent the first memory page from being evicted from the near memory when the first memory page is marked as pinned.Type: GrantFiled: December 18, 2013Date of Patent: January 10, 2017Assignee: Intel CorporationInventors: Marc Torrant, David Puffer, Blaise Fanning, Bryan White, Joydeep Ray, Neil Schaper, Todd Witter, Altug Koker, Aditya Sreenivas
-
Publication number: 20150169439Abstract: A processing device comprises an instruction execution unit, a memory agent and pinning logic to pin memory pages in a multi-level memory system upon request by the memory agent. The pinning logic includes an agent interface module to receive, from the memory agent, a pin request indicating a first memory page in the multi-level memory system, the multi-level memory system comprising a near memory and a far memory. The pinning logic further includes a memory interface module to retrieve the first memory page from the far memory and write the first memory page to the near memory. In addition, the pinning logic also includes a descriptor table management module to mark the first memory page as pinned in the near memory, wherein marking the first memory page as pinned comprises setting a pinning bit corresponding to the first memory page in a cache descriptor table and to prevent the first memory page from being evicted from the near memory when the first memory page is marked as pinned.Type: ApplicationFiled: December 18, 2013Publication date: June 18, 2015Inventors: Marc Torrant, David Puffer, Blaise Fanning, Bryan White, Joydeep Ray, Neil Schaper, Todd Witter, Altug Koker, Aditya Sreenivas
-
Publication number: 20100027790Abstract: A method for delivering audio/video data through a hardware device using a software application comprises, at the hardware end, receiving an encrypted application key, an encrypted random session key, and encrypted audio/video data from the software. The hardware then decrypts the encrypted application key using a secret encryption key, decrypts the encrypted random session key using the application key, and decrypts the encrypted audio/video data using the random session key. The hardware may then deliver the unencrypted audio/video data by way of a display and speakers. The secret encryption key is securely embedded within the hardware device at an earlier point in time.Type: ApplicationFiled: December 20, 2007Publication date: February 4, 2010Inventors: Balaji Vembu, Gary Graunke, Sathyamurthi Sadhasivan, Aditya Sreenivas
-
Patent number: 7612780Abstract: Embodiments of the present invention relate to accessing a first pair of adjacent data blocks using a first channel of a dual channel memory device; and simultaneously accessing a second pair of adjacent data blocks using a second channel of the memory device, the second pair being spaced apart from the first pair by a predetermined interval.Type: GrantFiled: April 6, 2007Date of Patent: November 3, 2009Assignee: Intel CorporationInventors: David E Freker, Aditya Sreenivas, Zohar Bogin, Anoop Mukker, Tuong Trieu
-
Publication number: 20090172331Abstract: A graphics engine may include a decryption device, a renderer, and a sprite or overlay engine, all connected to a display. A memory may have a protected and non-protected portions in one embodiment. An application may store encrypted content on the non-protected portion of said memory. The decryption device may access the encrypted material, decrypt the material, and provide it to the renderer engine of a graphics engine. The graphics engine may then process the decrypted material using the protected portion of the memory. Only graphics devices can access the protected portion of the memory in at least one mode, preventing access by outside sources. In addition, the protected memory may be stolen memory that is not identified to the operating system, making that stolen memory inaccessible to applications running on the operating system.Type: ApplicationFiled: December 31, 2007Publication date: July 2, 2009Inventors: Balaji Vembu, Aditya Sreenivas, Wishwesh Gandhi, Sathyamurthi Sadhasivan, Gary Graunke, Scott Janus, Murali Ramadoss
-
Patent number: 7348986Abstract: An image is rendered by dividing the image into chunks, rendering the chunks in one of at least two devices, and determining which of the devices renders each one of at least some of the chunks based on at least one device's progress in the rendering of other chunks.Type: GrantFiled: January 26, 2005Date of Patent: March 25, 2008Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 7321369Abstract: An apparatus and method are disclosed for synchronization of command processing from multiple command queues. Various embodiments employ a condition code register that indicates which queues should have processing suspended until a specified event condition occurs. Upon satisfaction of the specified condition, processing of commands from the suspended queue is resumed.Type: GrantFiled: August 30, 2002Date of Patent: January 22, 2008Assignee: Intel CorporationInventors: David A. Wyatt, Aditya Sreenivas
-
Publication number: 20070188508Abstract: Embodiments of the present invention relate to accessing a first pair of adjacent data blocks using a first channel of a dual channel memory device; and simultaneously accessing a second pair of adjacent data blocks using a second channel of the memory device, the second pair being spaced apart from the first pair by a predetermined interval.Type: ApplicationFiled: April 6, 2007Publication date: August 16, 2007Inventors: David Freker, Aditya Sreenivas, Zohar Bogin, Anoop Mukker, Tuong Trieu
-
Patent number: 7230627Abstract: Embodiments of the present invention relate to accessing a first pair of adjacent data blocks using a first channel of a dual channel memory device; and simultaneously accessing a second pair of adjacent data blocks using a second channel of the memory device, the second pair being spaced apart from the first pair by a predetermined interval.Type: GrantFiled: March 8, 2004Date of Patent: June 12, 2007Assignee: Intel CorporationInventors: David E. Freker, Aditya Sreenivas, Zohar Bogin, Anoop Mukker, Tuong Trieu
-
Patent number: 7173627Abstract: A method, apparatus, and system to concurrently render independent images for display on one or more display devices. In an embodiment, a graphics-rendering engine concurrently renders independent images for display on multiple display devices. A graphics context manager stores in a first memory area and restores from the first memory area information describing a first rendering context associated with a first independent image. The graphics context manager stores in a second memory area and restores from the second memory area information describing a second rendering context associated with a second independent image.Type: GrantFiled: June 29, 2001Date of Patent: February 6, 2007Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 7164427Abstract: A method, apparatus, and system to concurrently render independent images for display on one or more display devices. In an embodiment, a graphics-rendering engine concurrently renders independent images for display on multiple display devices. A time allocator arbitrates the concurrent use of the graphics-rendering engine between each independent image being rendered.Type: GrantFiled: March 31, 2005Date of Patent: January 16, 2007Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Patent number: 7120774Abstract: A method and apparatus for managing overlay data requests are disclosed. One embodiment of an apparatus includes a request unit and a timer. A request is made by a graphics controller to the request unit for a line of overlay data. The request unit divides the request from the graphics controller into a series of smaller requests. The smaller requests are issued to a memory controller. Delays are inserted between each of the smaller requests in order to allow other system resources to more easily gain access to memory.Type: GrantFiled: September 26, 2003Date of Patent: October 10, 2006Assignee: Intel CorporationInventors: Todd M. Witter, Aditya Sreenivas, Kim Meinerth
-
Patent number: 7103730Abstract: A method, system, and apparatus to reduce power consumption of a memory by actively asserting the CKE pin based at least in part on a LRU status of the rows in an active mode.Type: GrantFiled: April 9, 2002Date of Patent: September 5, 2006Assignee: Intel CorporationInventors: Alankar Saxena, Aditya Sreenivas
-
Patent number: 7051172Abstract: Embodiments of the present invention provide a memory arbiter for directing chipset and graphics traffic to system memory. Page consistency and priorities are used to optimize memory bandwidth utilization and guarantee latency to isochronous display requests. The arbiter also contains a mechanism to prevent CPU requests from starving lower priority requests. The memory arbiter thus provides a simple, easy to validate architecture that prevents the CPU from unfairly starving low priority agent and takes advantage of grace periods and memory page detection to optimize arbitration switches, thus increasing memory bandwidth utilization.Type: GrantFiled: September 1, 2004Date of Patent: May 23, 2006Assignee: Intel CorporationInventors: Josh B. Mastronarde, Aditya Sreenivas, Thomas A. Piazza
-
Patent number: 7035984Abstract: Embodiments of the present invention provide a memory arbiter for directing chipset and graphics traffic to system memory. Page consistency and priorities are used to optimize memory bandwidth utilization and guarantee latency to isochronous display requests. The arbiter also contains a mechanism to prevent CPU requests from starving lower priority requests. The memory arbiter thus provides a simple, easy to validate architecture that prevents the CPU from unfairly starving low priority agent and takes advantage of grace periods and memory page detection to optimize arbitration switches, thus increasing memory bandwidth utilization.Type: GrantFiled: December 31, 2001Date of Patent: April 25, 2006Assignee: Intel CorporationInventors: Josh B. Mastronarde, Aditya Sreenivas, Thomas A. Piazza
-
Patent number: 6999091Abstract: Embodiments of the present invention provide a method and apparatus for optimally mapping a tiled memory surface to two memory channels, operating in an interleaved fashion, maximizing the memory efficiency of the two channels, while maintaining the desired access granularity. In particular, an incoming request address is used to generate memory addresses for memory channels based on tile and request parameters. The memory controller stores the set of tiled data in the memory in a format such that selected sets of tiled data are stored in alternating channels of memory, such that data blocks are accessible at the same time, as opposed to sequentially. Thus if the memory controller received a block of data from a source, such as a graphics engine, the memory controller would store portions of the block of data within a single tile in the memory, partitioned such that it is retrievable via alternate channels of memory at the same time.Type: GrantFiled: December 28, 2001Date of Patent: February 14, 2006Assignee: Intel CorporationInventors: Alankar Saxena, Aditya Sreenivas, Tom A. Piazza
-
Patent number: 6995773Abstract: The present invention optimizes graphics performance during zone rendering by providing an automatic management of bin memory between the binning and rendering phases. Embodiments of the present invention provide a mechanism by which the binner and renderer automatically share a pool of physical memory pages in order to build bin buffers and recycle them after they have been used in rendering. This is performed in such a fashion that multiple binned scenes can be queued up concurrently, with no requirement for software intervention except under exceptional conditions. The need for software management of zone rendering bin buffer memory is thus eliminated. Multiple scenes for binning and rendering can also be queued without software intervention.Type: GrantFiled: June 3, 2004Date of Patent: February 7, 2006Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Publication number: 20050283602Abstract: A method and apparatus for protected execution of graphics are described. In one embodiment, the method includes the formation of a translation table for a trusted application. In one embodiment, the translation table is formed according to one or more protected pages assigned to the trusted application in response to a protected page request from the trusted application. During execution of the trusted application, a virtual address space of the trusted application is translated to the one or more protected pages assigned to the trusted application. In one embodiment, the translation is performed according to the translation table assigned to the trusted application. Accordingly, by assigning a unique translation table to each trusted application, the various trusted applications may execute within the platform without generating an access into another application's physical address space. Other embodiments are described and claimed.Type: ApplicationFiled: June 21, 2004Publication date: December 22, 2005Inventors: Balaji Vembu, Clifford Hall, Aditya Sreenivas
-
Patent number: 6954208Abstract: A depth write disable apparatus and method for controlling evictions, such as depth values, from a depth cache to a corresponding depth buffer in a zone rendering system. When the depth write disable circuitry is enabled, evictions from the depth cache (as which typically occur during the rendering of the next zone) to the depth buffer are prevented. In particular, once the depth buffer is initialized (i.e. cleared) to a constant value at the beginning of a scene, the depth buffer does not need to be read. The depth cache handles intermediate depth reads and writes within each zone. Since the memory resident depth buffer is not required after a scene is rendered, it never needs to be written. The final depth values for a zone can thus be discarded (i.e., rather than written to the depth buffer) after each zone is rendering.Type: GrantFiled: May 11, 2004Date of Patent: October 11, 2005Assignee: Intel CorporationInventors: Peter L. Doyle, Aditya Sreenivas
-
Publication number: 20050212805Abstract: An image is rendered by dividing the image into chunks, rendering the chunks in one of at least two devices, and determining which of the devices renders each one of at least some of the chunks based on at least one device's progress in the rendering of other chunks.Type: ApplicationFiled: January 26, 2005Publication date: September 29, 2005Inventors: Peter Doyle, Aditya Sreenivas