Patents by Inventor Ajay Kapoor
Ajay Kapoor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11163346Abstract: An electronic device including a power source providing a source voltage, a capacitor, a primary regulator circuit, an always-on load that is active during a low power mode, and a recycle control circuit. The primary regulator circuit receives the source voltage and has an output that maintains a charge on the capacitor during an active mode. The primary regulator circuit does not contribute to a charge on the capacitor during the low power mode. The recycle control circuit includes a select circuit and a select control circuit. The select circuit selects, based on a control signal, between the voltage of the capacitor and at least one supply voltage including or otherwise developed using the source voltage to provide power to the always-on load during the low power mode. The select control circuit provides the control signal to control power provided to the always-on load during the low power mode.Type: GrantFiled: August 31, 2018Date of Patent: November 2, 2021Assignee: NXP B.V.Inventors: Ajay Kapoor, Kristof Blutman, Juan Diego Echeverri Escobar, Jose de Jesus Pineda de Gyvez, Jurgen Geerlings, Hamed Fatemi
-
Publication number: 20200358435Abstract: Self-regulating body-biasing techniques for Process, Voltage, and Temperature (PVT) fluctuation compensation in Fully-Depleted Silicon-on-Insulator (FDSOI) semiconductors are disclosed. In an illustrative, non-limiting embodiment, an electronic device may include a logic cell having a plurality of FDSOI transistors manufactured thereon; and at least one current source coupled to a body terminal of each transistor in a subset of the FDSOI transistors, wherein the current source is configured to output a high-impedance current.Type: ApplicationFiled: May 7, 2019Publication date: November 12, 2020Inventors: Sebastien Antonius Josephus Fabrie, Maarten Vertregt, Ajay Kapoor
-
Patent number: 10819331Abstract: Self-regulating body-biasing techniques for Process, Voltage, and Temperature (PVT) fluctuation compensation in Fully-Depleted Silicon-on-Insulator (FDSOI) semiconductors are disclosed. In an illustrative, non-limiting embodiment, an electronic device may include a logic cell having a plurality of FDSOI transistors manufactured thereon; and at least one current source coupled to a body terminal of each transistor in a subset of the FDSOI transistors, wherein the current source is configured to output a high-impedance current.Type: GrantFiled: May 7, 2019Date of Patent: October 27, 2020Assignee: NXP B.V.Inventors: Sebastien Antonius Josephus Fabrie, Maarten Vertregt, Ajay Kapoor
-
Patent number: 10739846Abstract: An electronic device includes a digital circuit, a power delivery subsystem configured to provide a supply voltage and a body-biasing voltage to the digital circuit, and a controller a controller coupled to the power delivery subsystem. The controller is configured to determine a process parameter for the electronic device, determine a current temperature parameter for the electronic device, concurrently determine a first coarse-grain level for the supply voltage and a second coarse-grain level for the body-biasing voltage based on the process parameter, the current temperature parameter, and a frequency of a clock signal to be supplied to the digital circuit, and to determine a fine-grain level for the supply voltage.Type: GrantFiled: December 11, 2018Date of Patent: August 11, 2020Assignee: NXP B.V.Inventors: Ajay Kapoor, Juan Diego Echeverri Escobar, Kristof Blutman, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Publication number: 20200183486Abstract: An electronic device includes a digital circuit, a power delivery subsystem configured to provide a supply voltage and a body-biasing voltage to the digital circuit, and a controller a controller coupled to the power delivery subsystem. The controller is configured to determine a process parameter for the electronic device, determine a current temperature parameter for the electronic device, concurrently determine a first coarse-grain level for the supply voltage and a second coarse-grain level for the body-biasing voltage based on the process parameter, the current temperature parameter, and a frequency of a clock signal to be supplied to the digital circuit, and to determine a fine-grain level for the supply voltage.Type: ApplicationFiled: December 11, 2018Publication date: June 11, 2020Inventors: Ajay Kapoor, Juan Diego Echeverri Escobar, Kristof Blutman, Sebastien Antonius Josephus Fabrie, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 10657015Abstract: A memory system is disclosed, comprising a primary memory module, a secondary memory module, and a controller. The controller is configured to identify addresses in the primary memory module requiring correction, and is further configured to receive a memory access request identifying an address in the primary memory module. The controller is configured to determine whether the address is identified as requiring correction and, if it is not, to direct the memory access request to the primary memory module. If the address is identified as requiring correction, the controller is configured to direct the memory access request to the secondary memory module.Type: GrantFiled: February 27, 2018Date of Patent: May 19, 2020Assignee: NXP B.V.Inventors: Ajay Kapoor, Jurgen Geerlings
-
Publication number: 20200073453Abstract: An electronic device including a power source providing a source voltage, a capacitor, a primary regulator circuit, an always-on load that is active during a low power mode, and a recycle control circuit. The primary regulator circuit receives the source voltage and has an output that maintains a charge on the capacitor during an active mode. The primary regulator circuit does not contribute to a charge on the capacitor during the low power mode. The recycle control circuit includes a select circuit and a select control circuit. The select circuit selects, based on a control signal, between the voltage of the capacitor and at least one supply voltage including or otherwise developed using the source voltage to provide power to the always-on load during the low power mode. The select control circuit provides the control signal to control power provided to the always-on load during the low power mode.Type: ApplicationFiled: August 31, 2018Publication date: March 5, 2020Inventors: Ajay Kapoor, Kristof Blutman, Juan Diego Echeverri Escobar, Jose de Jesus Pineda de Gyvez, Jurgen Geerlings, Hamed Fatemi
-
Patent number: 10437666Abstract: In accordance with an embodiment of the invention, an IC device is disclosed. In the embodiment, the IC device includes an array of bit cells of static random-access memory (SRAM), a multi-level digitization module configured to generate a value in a range of values from a bit cell in the array of bit cells, the range of values including more than two discrete values, an output buffer configured to store the generated values, and an error correction code (ECC) decoder configured to output error corrected values based on the stored values.Type: GrantFiled: August 6, 2015Date of Patent: October 8, 2019Assignee: NXP B.V.Inventors: Nur Engin, Ajay Kapoor
-
Patent number: 10270448Abstract: A level shifter circuit is described herein for shifting a signal from a first voltage domain to a second voltage domain. The level shifter circuit includes two current paths between a supply terminal of the first voltage domain and a supply terminal of the second voltage domain. The first and second current paths each include a differential transistor that receives a signal from a pulse generator in a first voltage domain. The pulse generator provides pulses to the differential transistors based on an input signal to be translated to the second voltage domain. The level shifter includes a latch circuit in the second voltage domain that includes two inputs where each input is biased at a node of one of the current paths. Each current path includes a bias transistor whose control terminal receives a compensated biasing voltage for biasing the bias transistor. The compensated biasing voltage is compensated to account for drive strength variation of at least one transistor in each current path.Type: GrantFiled: May 16, 2018Date of Patent: April 23, 2019Assignee: NXP B.V.Inventors: Kristof Blutman, Sebastien Antonius Josephus Fabrie, Juan Diego Echeverri Escobar, Ajay Kapoor, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 10223197Abstract: In accordance with an embodiment of the invention, an integrated circuit (IC) device is disclosed. In the embodiment, the IC device includes an SRAM module, wrapper logic coupled to the SRAM module, a context source, and an ECC profile controller coupled to the context source and to the wrapper logic, the ECC profile controller configured to select an ECC profile in response to context information received from the context source for use by the wrapper logic.Type: GrantFiled: August 6, 2015Date of Patent: March 5, 2019Assignee: NXP B.V.Inventors: Ajay Kapoor, Nur Engin, Steven Thoen, Jose Pineda de Gyvez
-
Patent number: 10185910Abstract: A control system (100) for controlling a power consumption of an electronic device (300) is provided. The electronic device is adapted to communicate with a reader device via a wireless communication interface. The control system comprises a measuring unit (102) being adapted for measuring an actual field strength of an electromagnetic field provided by the reader device to the control system, a power delivery unit (101) being adapted for delivering power received via the electromagnetic field to the electronic device, and a control unit (103) being coupled to the measuring unit and being adapted for providing a control signal to the electronic device for controlling the consumption of the power being delivered to the electronic device, wherein the control signal is based on the actual field strength of the electromagnetic field.Type: GrantFiled: May 18, 2012Date of Patent: January 22, 2019Assignee: NXP B.V.Inventors: Ajay Kapoor, Gerard Villar Pique, Jose de Jesus Pineda De Gyvez
-
Patent number: 10158292Abstract: As may be consistent with one or more embodiments, an apparatus and or method involves a switching power supply circuit and a control circuit therefor. The switching power supply circuit operates in high and low-power modes. In the high power mode, high and low power rails of a first circuit and of a second circuit are coupled to a power source circuit (e.g. a battery). In the low-power mode, the first circuit is operated in a high power domain and the second circuit is operated in a low power domain using recycled charge from the high power domain. The control circuit operates the switching circuit in the high-power mode and low-power mode (for power conservation) in response to a control signal.Type: GrantFiled: January 23, 2017Date of Patent: December 18, 2018Assignee: NXP B.V.Inventors: Ajay Kapoor, Steven Mark Thoen
-
Patent number: 10153639Abstract: One example discloses an apparatus for power management, including: a current sink/source sensor configured to monitor a power-supply to inter-power-domain sink/source-current and to generate a current mismatch signal if the power-supply to inter-power-domain sink/source-current exceeds a threshold range; and a current imbalance controller coupled to receive the current mismatch signal and configured to generate a set of power-domain control signals; wherein the set of power-domain control signals reduce an absolute value of the power-supply to inter-power-domain sink/source-current.Type: GrantFiled: December 17, 2015Date of Patent: December 11, 2018Assignee: NXP B.V.Inventor: Ajay Kapoor
-
Publication number: 20180276093Abstract: A memory system is disclosed, comprising a primary memory module, a secondary memory module, and a controller. The controller is configured to identify addresses in the primary memory module requiring correction, and is further configured to receive a memory access request identifying an address in the primary memory module. The controller is configured to determine whether the address is identified as requiring correction and, if it is not, to direct the memory access request to the primary memory module. If the address is identified as requiring correction, the controller is configured to direct the memory access request to the secondary memory module.Type: ApplicationFiled: February 27, 2018Publication date: September 27, 2018Inventors: AJAY KAPOOR, JURGEN GEERLINGS
-
Publication number: 20180212519Abstract: As may be consistent with one or more embodiments, an apparatus and or method involves a switching power supply circuit and a control circuit therefor. The switching power supply circuit operates in high and low-power modes. In the high power mode, high and low power rails of a first circuit and of a second circuit are coupled to a power source circuit (e.g. a battery). In the low-power mode, the first circuit is operated in a high power domain and the second circuit is operated in a low power domain using recycled charge from the high power domain. The control circuit operates the switching circuit in the high-power mode and low-power mode (for power conservation) in response to a control signal.Type: ApplicationFiled: January 23, 2017Publication date: July 26, 2018Inventors: Ajay Kapoor, Steven Mark Thoen
-
Patent number: 9960670Abstract: One example discloses an apparatus for charge recycling between a first power-domain operating at a first voltage and a second power-domain operating at a second voltage, including: a first power-delivery circuit configured to supply the first voltage to the first power-domain; and a second power-delivery circuit coupled to receive power from both the first power-delivery circuit and the first power-domain; wherein the second power-delivery circuit is configured to supply the second voltage to the second power-domain.Type: GrantFiled: March 11, 2016Date of Patent: May 1, 2018Assignee: NXP B.V.Inventors: Ajay Kapoor, Kristóf László Blutman, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Patent number: 9960769Abstract: One example discloses an apparatus for power management, including: a circuit having a first power-domain and a second power-domain; wherein the first and second power-domains include a set of operating parameter values; a circuit controller configured to incrementally sweep at least one of the operating parameter values of the first power-domain; a circuit profiler configured to derive a total power consumption profile of the circuit based on the circuit's response to the swept operating parameter value; wherein the circuit controller sets the operating parameter values for the first and second power-domains based on the total power consumption profile of the circuit.Type: GrantFiled: December 17, 2015Date of Patent: May 1, 2018Assignee: NXP B.V.Inventor: Ajay Kapoor
-
Patent number: 9917588Abstract: Aspects of the disclosure are directed to communications between respective power domains (circuitry) that may operate in a stacked arrangement in which the each domain operates over a different voltage range. A first circuit provides differential outputs that vary between first and second voltage levels, based on transitions of an input signal received from a first one of the power domains. First and second driver circuits are respectively coupled to the first and second differential outputs. A third driver circuit operates with the first and second circuits to level-shift the input signal from the first power domain to an output signal on a second power domain by driving an output circuit at the second voltage level in response to the input signal being at the first voltage level, and driving the output circuit at a third voltage level in response to the input signal being at the second voltage level.Type: GrantFiled: July 8, 2015Date of Patent: March 13, 2018Assignee: NXP B.V.Inventors: Kristof Blutman, Ajay Kapoor, Jose Pineda de Gyvez, Arnoud van der Wel
-
Patent number: 9912335Abstract: Aspects of this disclosure are directed to level-shifting approaches with communications between respective circuits. As may be implemented in accordance with one or more embodiments characterized herein, a voltage level of communications passed between respective circuits are selectively shifted. Where the respective circuits operate under respective power domains that are shifted in voltage range relative to one another, the voltage level of the communications is shifted. This approach may, for example, facilitate power-savings for stacked circuits in which a low-level voltage of one circuit is provided as a high-level voltage for another circuit. When the respective circuits operate under a common power domain, the communications are passed directly between the respective circuits (e.g., bypassing any level-shifting, and facilitating fast communication).Type: GrantFiled: July 8, 2015Date of Patent: March 6, 2018Assignee: NXP B.V.Inventors: Ajay Kapoor, Kristof Blutman, Jose Pineda de Gyvez, Arnoud van der Wel
-
Patent number: 9778983Abstract: An integrated circuit (IC) device including an SRAM module coupled to wrapper logic is disclosed. The wrapper logic includes an error correction code (ECC) encoder configured to encode input data in accordance with an ECC encoding scheme and output the encoded input data to the SRAM module, an ECC decoder configured to decode output data received from the SRAM module, output the decoded output data, and write decoding information back to the SRAM module, an error controller coupled to the ECC decoder that is configured to control the ECC decoder in accordance with the ECC encoding scheme, and a central controller coupled to the components of the wrapper logic and the SRAM module in order to control operations between the components of the wrapper logic and the SRAM module.Type: GrantFiled: August 6, 2015Date of Patent: October 3, 2017Assignee: NXP B.V.Inventors: Nur Engin, Ajay Kapoor