Patents by Inventor Ajay Kapoor
Ajay Kapoor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170264189Abstract: One example discloses an apparatus for charge recycling between a first power-domain operating at a first voltage and a second power-domain operating at a second voltage, including: a first power-delivery circuit configured to supply the first voltage to the first power-domain; and a second power-delivery circuit coupled to receive power from both the first power-delivery circuit and the first power-domain; wherein the second power-delivery circuit is configured to supply the second voltage to the second power-domain.Type: ApplicationFiled: March 11, 2016Publication date: September 14, 2017Inventors: Ajay Kapoor, Kristóf László Blutman, Jose de Jesus Pineda de Gyvez, Hamed Fatemi
-
Publication number: 20170179957Abstract: One example discloses an apparatus for power management, including: a circuit having a first power-domain and a second power-domain; wherein the first and second power-domains include a set of operating parameter values; a circuit controller configured to incrementally sweep at least one of the operating parameter values of the first power-domain; a circuit profiler configured to derive a total power consumption profile of the circuit based on the circuit's response to the swept operating parameter value; wherein the circuit controller sets the operating parameter values for the first and second power-domains based on the total power consumption profile of the circuit.Type: ApplicationFiled: December 17, 2015Publication date: June 22, 2017Inventor: Ajay Kapoor
-
Publication number: 20170179719Abstract: One example discloses an apparatus for power management, including: a current sink/source sensor configured to monitor a power-supply to inter-power-domain sink/source-current and to generate a current mismatch signal if the power-supply to inter-power-domain sink/source-current exceeds a threshold range; and a current imbalance controller coupled to receive the current mismatch signal and configured to generate a set of power-domain control signals; wherein the set of power-domain control signals reduce an absolute value of the power-supply to inter-power-domain sink/source-current.Type: ApplicationFiled: December 17, 2015Publication date: June 22, 2017Inventor: Ajay Kapoor
-
Patent number: 9678564Abstract: An intelligent interrupt distributor balances interrupts (workload) in a highly parallelized system. The intelligent interrupt distributor distributes the interrupts between the processor cores. This allows lowering of voltage and frequency of individual processors and ensures that the overall system power consumption is reduced.Type: GrantFiled: December 21, 2012Date of Patent: June 13, 2017Assignee: NXP B.V.Inventors: Hamed Fatemi, Ajay Kapoor, Jose de Jesus Pineda de Gyvez, Juan Diego Echeverri Escobar
-
Patent number: 9614526Abstract: Example apparatus for power-domain assignment, having: a first bus-to-switch interface; a second bus-to-switch interface; a first power-domain bus, coupled to the first bus-to-switch interface; a second power-domain bus, coupled to the second bus-to-switch interface. A set of I/O signal level shifters, coupled between the first and second power-domain buses; a switch including, a set of IP block power coupling outputs; a set of IP block I/O signal paths; and a selection signal input. The switch is coupled to the first and second bus-to-switch interfaces. Wherein, in response to receiving a first signal on the selection signal input, the switch is configure to couple the first power-domain bus to the set of IP block power coupling outputs; and wherein, in response to receiving a second signal on the selection signal input, the switch is configure to couple the second power-domain bus to the set of IP block power coupling outputs.Type: GrantFiled: February 9, 2016Date of Patent: April 4, 2017Assignee: NXP B.V.Inventor: Ajay Kapoor
-
Patent number: 9601268Abstract: A circuit for delivering power to a load from a wireless power supply comprises an inductor coil for placing in the electromagnetic field of an inductor coil of a supply and a switchable capacitor bank with capacitors switchable at least between a series and a parallel configuration. The voltage across the capacitor bank is used as a feedback control parameter for controlling the capacitor bank switching. A voltage regulator is used to supply the load with a constant voltage power supply derived from the capacitor bank output.Type: GrantFiled: November 25, 2013Date of Patent: March 21, 2017Assignee: NXP B.V.Inventors: Ajay Kapoor, Peter Thueringer
-
Publication number: 20170039103Abstract: An integrated circuit (IC) device including an SRAM module coupled to wrapper logic is disclosed. The wrapper logic includes an error correction code (ECC) encoder configured to encode input data in accordance with an ECC encoding scheme and output the encoded input data to the SRAM module, an ECC decoder configured to decode output data received from the SRAM module, output the decoded output data, and write decoding information back to the SRAM module, an error controller coupled to the ECC decoder that is configured to control the ECC decoder in accordance with the ECC encoding scheme, and a central controller coupled to the components of the wrapper logic and the SRAM module in order to control operations between the components of the wrapper logic and the SRAM module.Type: ApplicationFiled: August 6, 2015Publication date: February 9, 2017Applicant: NXP B.V.Inventors: Nur Engin, Ajay Kapoor
-
Publication number: 20170039102Abstract: In accordance with an embodiment of the invention, an IC device is disclosed. In the embodiment, the IC device includes an array of bit cells of static random-access memory (SRAM), a multi-level digitization module configured to generate a value in a range of values from a bit cell in the array of bit cells, the range of values including more than two discrete values, an output buffer configured to store the generated values, and an error correction code (ECC) decoder configured to output error corrected values based on the stored values.Type: ApplicationFiled: August 6, 2015Publication date: February 9, 2017Applicant: NXP B.V.Inventors: Nur Engin, Ajay Kapoor
-
Publication number: 20170039104Abstract: In accordance with an embodiment of the invention, an integrated circuit (IC) device is disclosed. In the embodiment, the IC device includes an SRAM module, wrapper logic coupled to the SRAM module, a context source, and an ECC profile controller coupled to the context source and to the wrapper logic, the ECC profile controller configured to select an ECC profile in response to context information received from the context source for use by the wrapper logic.Type: ApplicationFiled: August 6, 2015Publication date: February 9, 2017Applicant: NXP B.V.Inventors: Ajay Kapoor, Nur Engin, Steven Thoen, Jose Pineda de Gyvez
-
Publication number: 20170012627Abstract: Aspects of this disclosure are directed to level-shifting approaches with communications between respective circuits. As may be implemented in accordance with one or more embodiments characterized herein, a voltage level of communications passed between respective circuits are selectively shifted. Where the respective circuits operate under respective power domains that are shifted in voltage range relative to one another, the voltage level of the communications is shifted. This approach may, for example, facilitate power-savings for stacked circuits in which a low-level voltage of one circuit is provided as a high-level voltage for another circuit. When the respective circuits operate under a common power domain, the communications are passed directly between the respective circuits (e.g., bypassing any level-shifting, and facilitating fast communication).Type: ApplicationFiled: July 8, 2015Publication date: January 12, 2017Inventors: Ajay Kapoor, Kristof Blutman, Jose Pineda de Gyvez, Arnoud van der Wel
-
Publication number: 20170012628Abstract: Aspects of the disclosure are directed to communications between respective power domains (circuitry) that may operate in a stacked arrangement in which the each domain operates over a different voltage range. A first circuit provides differential outputs that vary between first and second voltage levels, based on transitions of an input signal received from a first one of the power domains. First and second driver circuits are respectively coupled to the first and second differential outputs. A third driver circuit operates with the first and second circuits to level-shift the input signal from the first power domain to an output signal on a second power domain by driving an output circuit at the second voltage level in response to the input signal being at the first voltage level, and driving the output circuit at a third voltage level in response to the input signal being at the second voltage level.Type: ApplicationFiled: July 8, 2015Publication date: January 12, 2017Inventors: Kristof Blutman, Ajay Kapoor, Jose Pineda de Gyvez, Arnoud van der Wel
-
Patent number: 9490782Abstract: A latch circuit is based on a master-slave cross-coupled inverter pair configuration. The inverters of the slave circuit are coupled to a high voltage rail and a low voltage rail, wherein for each of the two inverters of the slave circuit inverter pair, the coupling to one of the voltage rails is through a resistive element. This circuit design avoids the need for an internal clock-buffer and enables single phase clocking, and therefore does not need internal clock signal inversion. The circuit can be implemented with low power, with no dynamic power consumption for redundant transitions when the input and the output data signal is same.Type: GrantFiled: October 30, 2014Date of Patent: November 8, 2016Assignee: NXP B.V.Inventors: Vibhu Sharma, Ajay Kapoor, Ralf Malzahn
-
Patent number: 9490781Abstract: Embodiments of a latch circuit and a method of operating a latch circuit are described. In one embodiment, a latch circuit includes an input terminal configured to receive an input data signal, a switching unit configured to control application of the input data signal, a first inverter circuit connected to the switching unit, where the first inverter circuit includes a first cross-coupled pair of inverters, and a second inverter circuit connected to the first inverter circuit through the switching unit. The second inverter circuit includes a second cross-coupled pair of inverters and two transistor devices. Each inverter of the second cross-coupled pair of inverters is connected to a voltage rail through a corresponding transistor device. Each of the two transistor devices is connected to a node that is between the switching unit and the first inverter circuit or the second inverter circuit. Other embodiments are also described.Type: GrantFiled: April 29, 2014Date of Patent: November 8, 2016Assignee: NXP B.V.Inventors: Vibhu Sharma, Ajay Kapoor
-
Patent number: 9417657Abstract: Aspects of the present disclosure are directed to operating time-based circuitry. As may be implemented in connection with one or more embodiments, an apparatus and or method involved detecting timing characteristics of circuitry operating in respective clock domains, each having a semiconductor body region via which a clock signal path traverses. The respective semiconductor body regions are biased at respective bias levels that are based on the detected timing characteristics of the clock signal path that traverses the semiconductor body region being biased.Type: GrantFiled: October 2, 2014Date of Patent: August 16, 2016Assignee: NXP B.V.Inventors: Vibhu Sharma, Ajay Kapoor, Ralf Malzahn
-
Publication number: 20160098062Abstract: Aspects of the present disclosure are directed to operating time-based circuitry. As may be implemented in connection with one or more embodiments, an apparatus and or method involved detecting timing characteristics of circuitry operating in respective clock domains, each having a semiconductor body region via which a clock signal path traverses. The respective semiconductor body regions are biased at respective bias levels that are based on the detected timing characteristics of the clock signal path that traverses the semiconductor body region being biased.Type: ApplicationFiled: October 2, 2014Publication date: April 7, 2016Inventors: Vibhu Sharma, Ajay Kapoor, Ralf Malzahn
-
Publication number: 20150346742Abstract: A system including: a voltage converter configured to convert a voltage from a power source to a different voltage; a memory coupled to the voltage converter; a digital logic circuit; and a level shifter coupled between the memory and digital logic circuit; wherein leakage current from the memory is stored in a capacitance in the digital logic circuit, wherein the voltage converter is further coupled to a node between the memory and digital logic circuit, and wherein the voltage converter is configured to: monitor a voltage at the node wherein the node has a desired operating voltage value; and adjust the voltage at the node when the voltage at the node varies from the desired operating voltage value.Type: ApplicationFiled: June 2, 2014Publication date: December 3, 2015Applicant: NXP B.V.Inventors: Ajay Kapoor, Ralf Malzahn, Vibhu Sharma, Jose de Jesus Pineda de Gyvez, Peter Thueringer
-
Patent number: 9100084Abstract: Interference detection involves detecting the interference component in the received signal if there is such a component, controlling a band reject filter according to the detected interference component to filter the received signal to suppress the interference component, and synchronizing the receiver to the received signal, wherein the step of detecting the interference component is started before synchronization is achieved. By starting the interference detection without waiting for synchronization to be achieved, rather than following the synchronization, then the interference detection is no longer dependent on the synchronization being achieved.Type: GrantFiled: June 29, 2011Date of Patent: August 4, 2015Assignee: ST-ERICSSON SAInventors: Ajay Kapoor, Maurice Stassen
-
Publication number: 20150123722Abstract: A latch circuit is based on a master-slave cross-coupled inverter pair configuration. The inverters of the slave circuit are coupled to a high voltage rail and a low voltage rail, wherein for each of the two inverters of the slave circuit inverter pair, the coupling to one of the voltage rails is through a resistive element. This circuit design avoids the need for an internal clock-buffer and enables single phase clocking, and therefore does not need internal clock signal inversion. The circuit can be implemented with low power, with no dynamic power consumption for redundant transitions when the input and the output data signal is same.Type: ApplicationFiled: October 30, 2014Publication date: May 7, 2015Inventors: Vibhu Sharma, Ajay Kapoor, Ralf Malzahn
-
Publication number: 20150123723Abstract: Embodiments of a latch circuit and a method of operating a latch circuit are described. In one embodiment, a latch circuit includes an input terminal configured to receive an input data signal, a switching unit configured to control application of the input data signal, a first inverter circuit connected to the switching unit, where the first inverter circuit includes a first cross-coupled pair of inverters, and a second inverter circuit connected to the first inverter circuit through the switching unit. The second inverter circuit includes a second cross-coupled pair of inverters and two transistor devices. Each inverter of the second cross-coupled pair of inverters is connected to a voltage rail through a corresponding transistor device. Each of the two transistor devices is connected to a node that is between the switching unit and the first inverter circuit or the second inverter circuit. Other embodiments are also described.Type: ApplicationFiled: April 29, 2014Publication date: May 7, 2015Applicant: NXP B.V.Inventors: Vibhu Sharma, Ajay Kapoor
-
Patent number: 9009506Abstract: Embodiments of a processing architecture are described. The architecture includes a fetch unit for fetching instructions from a data bus. A scheduler receives data from the fetch unit and creates a schedule allocates the data and schedule to a plurality of computational units. The scheduler also modifies voltage and frequency settings of the processing architecture to optimize power consumption and throughput of the system. The computational units include control units and execute units. The control units receive and decode the instructions and send the decoded instructions to execute units. The execute units then execute the instructions according to relevant software.Type: GrantFiled: March 1, 2012Date of Patent: April 14, 2015Assignee: NXP B.V.Inventors: Hamed Fatemi, Ajay Kapoor, Jose Pineda de Gyvez