Patents by Inventor Akihito Takano
Akihito Takano has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8810007Abstract: A wiring board provided with a silicon substrate including a through hole that communicates a first surface and a second surface of the silicon substrate. A capacitor is formed on an insulating film, which is applied to the silicon substrate, on the first surface and a wall surface defining the through hole. A capacitor part of the capacitor includes a first electrode, a dielectric layer, and a second electrode that are sequentially deposited on the insulating film on the first surface and the wall surface of the through hole. A penetration electrode is formed in the through hole covered by the first electrode, the dielectric layer, and the second electrode of the capacitor part.Type: GrantFiled: April 17, 2012Date of Patent: August 19, 2014Assignees: Shinko Electric Industries Co., Ltd., Taiyo Yuden Co., Ltd.Inventors: Akihito Takano, Masahiro Sunohara, Hideaki Sakaguchi, Mitsutoshi Higashi, Kenichi Ota, Yuichi Sasajima
-
Patent number: 8766101Abstract: A wiring substrate includes an inorganic substrate including a substrate body formed of an inorganic material, a wiring pattern formed on the substrate body, and an external connection terminal being electrically connected to the wiring pattern, an organic substrate that is formed below the inorganic substrate, the organic substrate including an insulating layer and a wiring layer formed on the insulating layer, and a bonding layer interposed between the inorganic substrate and the organic substrate, the bonding layer including a stress buffer layer and a penetration wiring that penetrates the stress buffer layer. A thermal expansion coefficient of the stress buffer layer is greater than a thermal expansion coefficient of the inorganic substrate and less than a thermal expansion coefficient of the organic substrate. The wiring pattern and the wiring layer are electrically connected by way of the penetration wiring.Type: GrantFiled: August 10, 2012Date of Patent: July 1, 2014Assignee: Shinko Electric Industries Co., Ltd.Inventors: Ken Miyairi, Akihito Takano
-
Publication number: 20140151891Abstract: A semiconductor package includes: a first wiring substrate; a first spacer on the first wiring substrate, wherein the first spacer has a rectangular shape; a second spacer on the first wiring substrate to be separated from the first spacer, wherein the second spacer has a rectangular shape; a second wiring substrate on the first spacer and the second spacer and having a first surface and a second surface which is opposite to the first surface, wherein the second wiring substrate has opposed sides; a first semiconductor chip on the first surface of the second wiring substrate; and a second semiconductor chip on the second surface of the second wiring substrate to be disposed between the first spacer and the second spacer. The opposed long sides of the first and second spacers are substantially parallel with the opposed sides of the second wiring substrate.Type: ApplicationFiled: November 22, 2013Publication date: June 5, 2014Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Akihito TAKANO, Mitsuhiro AIZAWA, Koji HARA
-
Patent number: 8669643Abstract: A wiring board includes a silicon substrate with a through hole communicating with first and second substrate surfaces. A capacitor includes a capacitor part mounted on an insulating film covering the substrate first surface and including a first electrode on the insulating film, a first dielectric layer on the first electrode, and a second electrode on the first dielectric layer. A multilayer structure arranged on a wall surface defining the through hole includes the insulating film on the through hole wall surface, a first metal layer on the insulating film formed from the same material as the first electrode, a second dielectric layer on the first metal layer formed from the same material as the first dielectric layer, and a second metal layer on the second dielectric layer formed from the same material as the second electrode. The multilayer structure covers a penetration electrode in the through hole.Type: GrantFiled: April 17, 2012Date of Patent: March 11, 2014Assignees: Shinko Electric Industries Co., Ltd., Taiyo Yuden Co., Ltd.Inventors: Akihito Takano, Masahiro Sunohara, Hideaki Sakaguchi, Mitsutoshi Higashi, Kenichi Ota, Yuichi Sasajima
-
Patent number: 8446013Abstract: A wiring substrate includes a substrate body including a first substrate surface and a second substrate surface, a trench being open toward the first substrate surface, the trench having an inner bottom surface and an inner side surface, a through-hole having a first end communicating with the inner bottom surface of the trench and a second end being open toward the second substrate surface, a first conductive layer having a first surface toward the trench and being filled inside at least a portion of the through-hole from the second end, a second conductive layer covering the first surface and at least a part of the inner bottom surface of the trench, and a third conductive layer covering the second conductive layer and being filled inside the trench.Type: GrantFiled: June 20, 2011Date of Patent: May 21, 2013Assignee: Shinko Electric Industries Co., Ltd.Inventors: Masahiro Sunohara, Takayuki Tokunaga, Hedeaki Sakaguchi, Akihito Takano
-
Publication number: 20130056251Abstract: A wiring substrate includes an inorganic substrate including a substrate body formed of an inorganic material, a wiring pattern formed on the substrate body, and an external connection terminal being electrically connected to the wiring pattern, an organic substrate that is formed below the inorganic substrate, the organic substrate including an insulating layer and a wiring layer formed on the insulating layer, and a bonding layer interposed between the inorganic substrate and the organic substrate, the bonding layer including a stress buffer layer and a penetration wiring that penetrates the stress buffer layer. A thermal expansion coefficient of the stress buffer layer is greater than a thermal expansion coefficient of the inorganic substrate and less than a thermal expansion coefficient of the organic substrate. The wiring pattern and the wiring layer are electrically connected by way of the penetration wiring.Type: ApplicationFiled: August 10, 2012Publication date: March 7, 2013Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Ken Miyairi, Akihito Takano
-
Publication number: 20120261801Abstract: A wiring board includes a silicon substrate with a through hole communicating with first and second substrate surfaces. A capacitor includes a capacitor part mounted on an insulating film covering the substrate first surface and including a first electrode on the insulating film, a first dielectric layer on the first electrode, and a second electrode on the first dielectric layer. A multilayer structure arranged on a wall surface defining the through hole includes the insulating film on the through hole wall surface, a first metal layer on the insulating film formed from the same material as the first electrode, a second dielectric layer on the first metal layer formed from the same material as the first dielectric layer, and a second metal layer on the second dielectric layer formed from the same material as the second electrode. The multilayer structure covers a penetration electrode in the through hole.Type: ApplicationFiled: April 17, 2012Publication date: October 18, 2012Applicants: TAIYO YUDEN CO., LTD., SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Akihito TAKANO, Masahiro SUNOHARA, Hideaki SAKAGUCHI, Mitsutoshi HIGASHI, Kenichi OTA, Yuichi SASAJIMA
-
Publication number: 20120261832Abstract: A wiring board provided with a silicon substrate including a through hole that communicates a first surface and a second surface of the silicon substrate. A capacitor is formed on an insulating film, which is applied to the silicon substrate, on the first surface and a wall surface defining the through hole. A capacitor part of the capacitor includes a first electrode, a dielectric layer, and a second electrode that are sequentially deposited on the insulating film on the first surface and the wall surface of the through hole. A penetration electrode is formed in the through hole covered by the first electrode, the dielectric layer, and the second electrode of the capacitor part.Type: ApplicationFiled: April 17, 2012Publication date: October 18, 2012Applicants: TAIYO YUDEN CO., LTD., SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Akihito TAKANO, Masahiro SUNOHARA, Hideaki SAKAGUCHI, Mitsutoshi HIGASHI, Kenichi OTA, Yuichi SASAJIMA
-
Patent number: 8101461Abstract: A method of manufacturing a semiconductor device includes: (a) half-dicing a semiconductor wafer including plural semiconductor chips, thereby forming dicing grooves in the semiconductor wafer, wherein each semiconductor chip includes a circuit and pads and wherein the semiconductor wafer includes: a first surface on which the circuit and the pads are formed; and a second surface opposite to the first surface, (b) connecting the pads to each other by conductive connectors; (c) sealing the first surface of the semiconductor wafer, the dicing grooves and the conductive connectors with a resin; (d) grinding the second surface of the semiconductor wafer, thereby forming a group of sealed chips; (e) dividing the group of sealed chips into individual sealed chips; (f) mounting and stacking the individual sealed chips on a wiring substrate having connection terminals thereon; and (g) electrically-connecting the conductive connectors and the connection terminals using a conductive member.Type: GrantFiled: December 15, 2009Date of Patent: January 24, 2012Assignee: Shinko Electric Industries Co., Ltd.Inventors: Akihito Takano, Naohiro Mashino
-
Publication number: 20110316169Abstract: A wiring substrate includes a substrate body including a first substrate surface and a second substrate surface, a trench being open toward the first substrate surface, the trench having an inner bottom surface and an inner side surface, a through-hole having a first end communicating with the inner bottom surface of the trench and a second end being open toward the second substrate surface, a first conductive layer having a first surface toward the trench and being filled inside at least a portion of the through-hole from the second end, a second conductive layer covering the first surface and at least a part of the inner bottom surface of the trench, and a third conductive layer covering the second conductive layer and being filled inside the trench.Type: ApplicationFiled: June 20, 2011Publication date: December 29, 2011Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Masahiro SUNOHARA, Takayuki TOKUNAGA, Hedeaki SAKAGUCHI, Akihito TAKANO
-
Patent number: 8058717Abstract: A semiconductor chip laminated body includes a wiring board having a connecting terminal; a plurality of semiconductor chips laminated on the wiring board, each of the semiconductor chips having a pad; conductive connecting members having first end parts connected to the pads of the corresponding semiconductor chips and second end parts projecting from side surfaces of the corresponding semiconductor chips; and a conductive member configured to connect the connecting terminal of the wiring board and the second end parts of the conductive connecting members; wherein conductive materials are exposed at the side surfaces of the semiconductor chips; and a gap is provided between the side surfaces of the semiconductor chips and the conductive member.Type: GrantFiled: April 28, 2010Date of Patent: November 15, 2011Assignee: Shinko Electric Industries Co., Ltd.Inventor: Akihito Takano
-
Publication number: 20100320584Abstract: A semiconductor chip laminated body includes a wiring board having a connecting terminal; a plurality of semiconductor chips laminated on the wiring board, each of the semiconductor chips having a pad; conductive connecting members having first end parts connected to the pads of the corresponding semiconductor chips and second end parts projecting from side surfaces of the corresponding semiconductor chips; and a conductive member configured to connect the connecting terminal of the wiring board and the second end parts of the conductive connecting members; wherein conductive materials are exposed at the side surfaces of the semiconductor chips; and a gap is provided between the side surfaces of the semiconductor chips and the conductive member.Type: ApplicationFiled: April 28, 2010Publication date: December 23, 2010Inventor: Akihito TAKANO
-
Publication number: 20100148340Abstract: A method of manufacturing a semiconductor device includes: (a) half-dicing a semiconductor wafer including plural semiconductor chips, thereby forming dicing grooves in the semiconductor wafer, wherein each semiconductor chip includes a circuit and pads and wherein the semiconductor wafer includes: a first surface on which the circuit and the pads are formed; and a second surface opposite to the first surface, (b) connecting the pads to each other by conductive connectors; (c) sealing the first surface of the semiconductor wafer, the dicing grooves and the conductive connectors with a resin; (d) grinding the second surface of the semiconductor wafer, thereby forming a group of sealed chips; (e) dividing the group of sealed chips into individual sealed chips; (f) mounting and stacking the individual sealed chips on a wiring substrate having connection terminals thereon; and (g) electrically-connecting the conductive connectors and the connection terminals using a conductive member.Type: ApplicationFiled: December 15, 2009Publication date: June 17, 2010Applicant: Shinko Electric Industries Co., Ltd.Inventors: Akihito TAKANO, Naohiro Mashino
-
Capacitor device and semiconductor device having the same, and capacitor device manufacturing method
Patent number: 7358591Abstract: In a capacitor device of the present invention, a capacitor parts that has a pair of terminals on both end sides respectively is embedded in an insulating film in a state that a lower surface of the capacitor parts is not covered with the insulating film, then upper wiring patterns that are connected to upper surfaces of a pair of terminals via holes formed in the insulating film on a pair of terminals are formed on an upper surface side of the insulating film respectively, and then lower wiring patterns that are connected to lower surfaces of a pair of terminals are formed on a lower surface side of the insulating film respectively.Type: GrantFiled: February 1, 2005Date of Patent: April 15, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventors: Yasuyoshi Horikawa, Akihito Takano, Kiyoshi Oi -
Patent number: 7319049Abstract: A method of manufacturing an electronic parts packaging structure of the present invention, includes the steps of forming a first uncured resin layer on a substrate, arranging an electronic parts on the first uncured resin layer, forming a second uncured resin layer that covers the electronic parts, and obtaining an insulating layer, in which the electronic parts is embedded, by curing the first uncured resin layer and the second uncured resin layer by annealing.Type: GrantFiled: April 26, 2005Date of Patent: January 15, 2008Assignee: Shinko Electric Industries Co., Ltd.Inventors: Kiyoshi Oi, Yasuyoshi Horikawa, Akihito Takano
-
Patent number: 7161242Abstract: A semiconductor device substrate includes a substrate body having a wiring layer. A base is formed by a material that is different from a material of the substrate body. The base supports the substrate body, and has an opening forming portion where a semiconductor element is mounted. A reinforcing member is larger than the opening forming portion, provided in the substrate body at a portion corresponding to the opening forming portion, and reinforces the substrate body at the portion corresponding to the opening forming portion.Type: GrantFiled: March 15, 2004Date of Patent: January 9, 2007Assignee: Shinko Electric Industries Co., Ltd.Inventors: Tomoo Yamasaki, Akio Rokugawa, Akihito Takano, Kiyoshi Ooi
-
Publication number: 20060017133Abstract: An electronic part-containing element used by being incorporated in an electronic device, in which the electronic part-containing element comprises an insulating support member which does not take part in the constitution of the electronic device but is removed in the process of producing the electronic device, and a circuit module supported by the support member, and the circuit module contains one or more electronic parts, each in the form of a thin film, therein and has connection terminals for the electronic part at least on the surface thereof that comes into contact with the support member.Type: ApplicationFiled: July 26, 2005Publication date: January 26, 2006Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Kiyoshi Oi, Yasuyoshi Horikawa, Akihito Takano
-
Publication number: 20050247665Abstract: A method of manufacturing an electronic parts packaging structure of the present invention, includes the steps of forming a first uncured resin layer on a substrate, arranging an electronic parts on the first uncured resin layer, forming a second uncured resin layer that covers the electronic parts, and obtaining an insulating layer, in which the electronic parts is embedded, by curing the first uncured resin layer and the second uncured resin layer by annealing.Type: ApplicationFiled: April 26, 2005Publication date: November 10, 2005Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Kiyoshi Oi, Yasuyoshi Horikawa, Akihito Takano
-
Capacitor device and semiconductor device having the same, and capacitor device manufacturing method
Publication number: 20050199929Abstract: In a capacitor device of the present invention, a capacitor parts that has a pair of terminals on both end sides respectively is embedded in an insulating film in a state that a lower surface of the capacitor parts is not covered with the insulating film, then upper wiring patterns that are connected to upper surfaces of a pair of terminals via holes formed in the insulating film on a pair of terminals are formed on an upper surface side of the insulating film respectively, and then lower wiring patterns that are connected to lower surfaces of a pair of terminals are formed on a lower surface side of the insulating film respectively.Type: ApplicationFiled: February 1, 2005Publication date: September 15, 2005Applicant: SHINKO ELECTRIC INDUSTRIES CO., LTD.Inventors: Yasuyoshi Horikawa, Akihito Takano, Kiyoshi Oi -
Patent number: 6891732Abstract: A multilayer circuit board for mounting a semiconductor element thereon, comprising a core substrate of a metal material and a plurality of wiring layers stacked on either side of the core substrate, each of the stacked wiring layers being isolated from an adjacent wiring layer by an insulating layer interposed therebetween, the multilayer circuit board having an area at which a heat spreader for dissipating heat generated from the semiconductor element mounted on the circuit board is to be joined to the multilayer circuit board, wherein the multilayer circuit board allows the heat spreader to be joined to the core substrate without the insulating layers being interposed therebetween. A semiconductor device using the multilayer circuit board is also disclosed.Type: GrantFiled: September 16, 2002Date of Patent: May 10, 2005Assignee: Shinko Electric Industries Co., Ltd.Inventors: Akihito Takano, Takahiro Iijima