Patents by Inventor Akira Motohara
Akira Motohara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20090106721Abstract: A method of designing a semiconductor integrated circuit includes steps of selecting a pair of scan registers to be connected as a scan chain and calculating a beeline distance on hardware from each output terminal of the scan register at the front stage to a scan data input terminal of the scan register at the rear stage. The method further includes steps of selecting the output terminal of the scan register at the front stage having a minimum beeline distance on the basis of the above calculation; determining to connect the selected output terminal with the scan data input terminal of the scan register at the rear stage; and forming the scan chain by connecting each pair of scan registers by using the output terminal determined in the previous step.Type: ApplicationFiled: December 15, 2008Publication date: April 23, 2009Applicant: PANASONIC CORPORATIONInventors: Sadami TAKEOKA, Takahiro ICHINOMIYA, Akira MOTOHARA
-
Publication number: 20080046759Abstract: In an LSI, a decoding section decodes an ID signal received externally and outputs the decoded signal. A fuse circuit writes the value represented by the decoded signal therein when an operation setting signal is active, and holds the written value when the operation setting signal is inactive. An ID RAM stores the value held in the fuse circuit as the ID. This enables installation of IDs of various values in LSIs only by changing the value of the ID signal.Type: ApplicationFiled: August 15, 2007Publication date: February 21, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Makoto Fujiwara, Akira Motohara
-
Publication number: 20080028233Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: November 20, 2006Publication date: January 31, 2008Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Patent number: 7284134Abstract: In an LSI, a decoding section decodes an ID signal received externally and outputs the decoded signal. A fuse circuit writes the value represented by the decoded signal therein when an operation setting signal is active, and holds the written value when the operation setting signal is inactive. An ID RAM stores the value held in the fuse circuit as the ID. This enables installation of IDs of various values in LSIs only by changing the value of the ID signal.Type: GrantFiled: August 30, 2002Date of Patent: October 16, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Fujiwara, Akira Motohara
-
Patent number: 7281136Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: GrantFiled: February 9, 2001Date of Patent: October 9, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Publication number: 20070011468Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: September 14, 2006Publication date: January 11, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Patent number: 7148503Abstract: The present invention provides a semiconductor device, in which a plurality of chip IPs are mounted onto a common semiconductor circuit board, an evaluation method for the same, and a function setting method for the same. Various IP groups can be mounted as chip IPs onto a silicon circuit board. The silicon circuit board includes a silicon substrate, a wiring layer and pads. IPs (chip IPs) are mounted onto the pads by lamination. Means for selecting, switching and setting the functions of the IPs are provided, making the semiconductor device suitable for small-variety mass-production.Type: GrantFiled: October 3, 2001Date of Patent: December 12, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Katsuya Fujimura, Toshiyuki Yokoyama, Kentaro Shiomi, Akira Motohara
-
Publication number: 20060275932Abstract: The present invention provides a semiconductor device, in which a plurality of chip IPs are mounted onto a common semiconductor circuit board, an evaluation method for the same, and a function setting method for the same. Various IP groups can be mounted as chip IPs onto a silicon circuit board. The silicon circuit board includes a silicon substrate, a wiring layer and pads. IPs (chip IPs) are mounted onto the pads by lamination. Means for selecting, switching and setting the functions of the IPs are provided, making the semiconductor device suitable for small-variety mass-production.Type: ApplicationFiled: August 1, 2006Publication date: December 7, 2006Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Katsuya Fujimura, Toshiyuki Yokoyama, Kentaro Shiomi, Akira Motohara
-
Patent number: 7017135Abstract: A method of designing a semiconductor integrated circuit includes steps of selecting a pair of scan registers to be connected as a scan chain and calculating a beeline distance on hardware from each output terminal of the scan register at the front stage to a scan data input terminal of the scan register at the rear stage. The method further includes steps of selecting the output terminal of the scan register at the front stage having a minimum beeline distance on the basis of the above calculation; determining to connect the selected output terminal with the scan data input terminal of the scan register at the rear stage; and forming the scan chain by connecting each pair of scan registers by using the output terminal determined in the previous step.Type: GrantFiled: April 30, 2001Date of Patent: March 21, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Sadami Takeoka, Takahiro Ichinomiya, Akira Motohara
-
Patent number: 6886150Abstract: Information about an exclusive operation among a plurality of blocks and interconnection information about a sharable resource within each of these blocks are defined. Based on the sharable resource information and the inter-block exclusive operation information, a resource sharable among the blocks is extracted. Module specifications, in which information about interfaces, power dissipation, operation models and top-level hierarchy interconnection is stored, exclusive operation information describing an exclusive operation rule among the blocks, and prioritized function information used for preventing respective functions from being enabled at the same time are input to an generator, which is an automatic generating tool.Type: GrantFiled: February 8, 2002Date of Patent: April 26, 2005Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Fujiwara, Akira Motohara, Toshiyuki Yokoyama
-
Publication number: 20040054976Abstract: The method for designing an integrated circuit device of the present invention includes the steps of: obtaining the number of operations by a functional simulation; determining a specification model based on the number of operations; determining an behavioral model corresponding to the specification model based on the number of operations per cycle required; determining a RTL model corresponding to the behavioral model based on the number of operations per cycle required; and obtaining design data corresponding to the RTL model for implementing the function.Type: ApplicationFiled: August 18, 2003Publication date: March 18, 2004Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Miwaka Takahashi, Toshiyuki Yokoyama, Akira Motohara, Masahiro Ohashi
-
Patent number: 6671857Abstract: The method for designing an integrated circuit device of the present invention includes the steps of: obtaining the number of operations by a functional simulation; determining a specification model based on the number of operations; determining an behavioral model corresponding to the specification model based on the number of operations per cycle required; determining a RTL model corresponding to the behavioral model based on the number of operations per cycle required; and obtaining design data corresponding to the RTL model for implementing the function.Type: GrantFiled: August 15, 2000Date of Patent: December 30, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Miwaka Takahashi, Toshiyuki Yokoyama, Akira Motohara, Masahiro Ohashi
-
Patent number: 6668337Abstract: Architecture design (AD), architecture floorplanning (AF), and transaction analysis (TA) are performed before transaction-analysis-based floorplanning (TF). Then, area estimation (CE) is performed on functional parts and connections before area-based floorplanning (CF) and area optimization (CO) are performed, and whether or not the area specifications area satisfied or not is validated (CR). Besides, power consumption estimation (PE) is performed to check whether or not the power consumption specifications are satisfied (PR). In the case of taking a parallelization approach to realize lower power consumption, parallelization design (PD) is performed. After the power consumption specifications are satisfied, power supply wiring/floorplanning is performed.Type: GrantFiled: May 25, 2001Date of Patent: December 23, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Miwaka Takahashi, Akira Motohara, Osamu Ogawa
-
Publication number: 20030088785Abstract: In an LSI, a decoding section decodes an ID signal received externally and outputs the decoded signal. A fuse circuit writes the value represented by the decoded signal therein when an operation setting signal is active, and holds the written value when the operation setting signal is inactive. An ID RAM stores the value held in the fuse circuit as the ID. This enables installation of IDs of various values in LSIs only by changing the value of the ID signal.Type: ApplicationFiled: August 30, 2002Publication date: May 8, 2003Inventors: Makoto Fujiwara, Akira Motohara
-
Patent number: 6523157Abstract: In an integrated circuit device, when a net having many toggle counts exists in a circuit including blocks each having function modules, the circuit is changed to an equivalent circuit where the net is included inside a block. In the circuit, when the toggle counts of a function module in a block are especially many, a plurality of parallel blocks is provided in place of the block. When a plurality of pins of a block can be exchanged without changing the output value although the internal toggle counts of the block changes, the input pins are exchanged so that the internal toggle counts are less. Objects to be connected via a net having many toggle counts are given priority to be placed closer to each other in the floor plan.Type: GrantFiled: April 28, 2000Date of Patent: February 18, 2003Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Miwaka Takahashi, Akira Motohara
-
Patent number: 6415416Abstract: Information about an exclusive operation among a plurality of blocks and interconnection information about a sharable resource within each of these blocks are defined. Based on the sharable resource information and the inter-block exclusive operation information, a resource sharable among the blocks is extracted. Module specifications, in which information about interfaces, power dissipation, operation models and top-level hierarchy interconnection is stored, exclusive operation information describing an exclusive operation rule among the blocks, and prioritized function information used for preventing respective functions from being enabled at the same time are input to an generator, which is an automatic generating tool.Type: GrantFiled: October 14, 1999Date of Patent: July 2, 2002Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Makoto Fujiwara, Akira Motohara, Toshiyuki Yokoyama
-
Publication number: 20020083330Abstract: An encryption process is employed in the LSI design so as to improve confidentiality of the circuit design data over conventional examples. In the encryption process, confidential circuit design data is encrypted to produce encrypted design data and a cipher key. The encrypted design data is provided to the user who conducts a design/verification process. The key is also provided as required. In the design/verification process, the encrypted design data is subjected to various processes without disclosing the contents of the original circuit. In a decoding process, the encrypted design data subjected to the design/verification process is decoded to produce original circuit design data.Type: ApplicationFiled: February 9, 2001Publication date: June 27, 2002Inventors: Kentaro Shiomi, Akira Motohara, Makoto Fujiwara, Toshiyuki Yokoyama, Katsuya Fujimura
-
Publication number: 20020073381Abstract: Information about an exclusive operation among a plurality of blocks and interconnection information about a sharable resource within each of these blocks are defined. Based on the sharable resource information and the inter-block exclusive operation information, a resource sharable among the blocks is extracted. Module specifications, in which information about interfaces, power dissipation, operation models and top-level hierarchy interconnection is stored, exclusive operation information describing an exclusive operation rule among the blocks, and prioritized function information used for preventing respective functions from being enabled at the same time are input to an generator, which is an automatic generating tool.Type: ApplicationFiled: February 8, 2002Publication date: June 13, 2002Applicant: MASUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Makoto Fujiwara, Akira Motohara, Toshiyuki Yokoyama
-
Publication number: 20020014699Abstract: The present invention provides a semiconductor device, in which a plurality of chip IPs are mounted onto a common semiconductor circuit board, an evaluation method for the same, and a function setting method for the same. Various IP groups can be mounted as chip IPs onto a silicon circuit board. The silicon circuit board includes a silicon substrate, a wiring layer and pads. IPs (chip IPs) are mounted onto the pads by lamination. Means for selecting, switching and setting the functions of the IPs are provided, making the semiconductor device suitable for small-variety mass-production.Type: ApplicationFiled: October 3, 2001Publication date: February 7, 2002Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Katsuya Fujimura, Toshiyuki Yokoyama, Kentaro Shiomi, Akira Motohara
-
Publication number: 20020004927Abstract: Architecture design (AD), architecture floorplanning (AF), and transaction analysis (TA) are performed before transaction-analysis-based floorplanning (TF). Then, area estimation (CE) is performed on functional parts and connections before area-based floorplanning (CF) and area optimization (CO) are performed, and whether or not the area specifications area satisfied or not is validated (CR). Besides, power consumption estimation (PE) is performed to check whether or not the power consumption specifications are satisfied (PR). In the case of taking a parallelization approach to realize lower power consumption, parallelization design (PD) is performed. After the power consumption specifications are satisfied, power supply wiring/floorplanning is performed.Type: ApplicationFiled: May 25, 2001Publication date: January 10, 2002Inventors: Miwaka Takahashi, Akira Motohara, Osamu Ogawa