Patents by Inventor Alan Fiedler
Alan Fiedler has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10615805Abstract: The control signal edges of pull-up and pull-down output transistors are aligned by a feedback system. The feedback system works to align the edges of these pull-up and pull-down control pulses while also reducing and/or minimizing any overlap of pull-up and pull-down control pulses. The feedback system uses a proportional feedback loop and an integral feedback loop. The proportional feedback loop controls the crossover voltages of the differential clock signals used to generate the pull-up and pull-down pulses. The integral feedback loop controls the crossover voltages of the differential clock signals output by the delay elements of a delay-locked loop. These crossover voltages are controlled by the feedback loops such that the edges of the pull-down control pulses are aligned to the edges of the pull-up control pulses (and vice versa) without creating excessive overlap.Type: GrantFiled: April 11, 2017Date of Patent: April 7, 2020Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventor: Alan Fiedler
-
Publication number: 20180226978Abstract: The control signal edges of pull-up and pull-down output transistors are aligned by a feedback system. The feedback system works to align the edges of these pull-up and pull-down control pulses while also reducing and/or minimizing any overlap of pull-up and pull-down control pulses. The feedback system uses a proportional feedback loop and an integral feedback loop. The proportional feedback loop controls the crossover voltages of the differential clock signals used to generate the pull-up and pull-down pulses. The integral feedback loop controls the crossover voltages of the differential clock signals output by the delay elements of a delay-locked loop. These crossover voltages are controlled by the feedback loops such that the edges of the pull-down control pulses are aligned to the edges of the pull-up control pulses (and vice versa) without creating excessive overlap.Type: ApplicationFiled: April 11, 2017Publication date: August 9, 2018Inventor: Alan Fiedler
-
Patent number: 9793900Abstract: Multiple, distributed, clock generating delay-locked loop (DLL) elements are interconnected/coupled in such a way as to reduce the amount of phase error present in the clocks output by these DLL elements. A plurality of DLL elements are interconnected/coupled such that a root input clock is successively relayed down a series of DLL elements. The output clocks from each of these DLL elements are interconnected/coupled to phase-corresponding output clocks from DLL elements in the series. This reduces the amount of phase error on these output clocks when compared to DLL elements that do not have outputs coupled to each other.Type: GrantFiled: June 29, 2016Date of Patent: October 17, 2017Assignee: MICROSOFT TECHNOLOGY LICENSING, LLCInventor: Alan Fiedler
-
Patent number: 7813460Abstract: Method and apparatus for sampling a high-speed digital signal include providing a data signal to a differential data input circuit, an offset control signal, and a strobe pulse. In response to the strobe pulse, the data signal is resolved into an output logic state based to a relatively greater extent on the differential data signal and to a relatively lesser extent on the offset control signal.Type: GrantFiled: September 30, 2005Date of Patent: October 12, 2010Assignee: SLT Logic, LLCInventor: Alan Fiedler
-
Patent number: 7580495Abstract: A phase control circuit includes a signal generator sub-circuit that generates a set of phase reference signals having phase angles generally distributed over a phase angle adjustment range. A controller sub-circuit produces weighting signals that assign relative priority for each of the phase reference signals, and includes at least one incremental adjustment input. The controller sub-circuit is adapted to maintain the weighting signals in a generally steady state when receiving signaling on the adjustment input that represents no adjustment, and to adjust relative intensities of the weighting signals based on stimulation of the adjustment input. The phase control circuit further includes a mixer sub-circuit that is coupled to the set of phase reference signals and to weighting signals that collectively control a mix of the phase reference signals. The mixer sub-circuit is adapted to produce an output signal having a phase angle that is based on the mix of the phase reference signals.Type: GrantFiled: June 30, 2005Date of Patent: August 25, 2009Assignee: SLT Logic LLCInventor: Alan Fiedler
-
Patent number: 7573967Abstract: A data sampler system receives a high-speed data stream and uses a first set of data samplers for sampling the data stream at a first set of clock phase angles to produce a first set of sequential data “eye” samples. A second set of data samplers, to sampled at a second set of clock phase angles that are different from the first set of clock phase angles to produce a second set of sequential data transition samples. The first set of data samplers, the data stream is sampled at the second set of clock phase angles to produce a third set of sequential data transition samples and with the second set data samplers, the data stream is sampled at a first set of clock phase angles to produce a fourth set of sequential data “eye” samples. The system alternates between the first mode and a second mode in which the results produce a reduced input offset voltage for the sampler system.Type: GrantFiled: July 1, 2005Date of Patent: August 11, 2009Assignee: SLT Logic LLCInventor: Alan Fiedler
-
Patent number: 7457346Abstract: A spread-spectrum signal generator includes four differential input signal terminals, a differential output signal terminal, four interconnected mixer control subcircuits, a 4-input differential mixer, a first current source having a magnitude which sets the mixer's 3 db bandwidth, and a second current source having a magnitude which controls a frequency difference between the differential output signal the differential input signals. In a preferred embodiment, this frequency difference and the frequency of the differential output signal are modulated through the modulation of the second current source magnitude. The frequency of the modulation is equal to the frequency of the second current source modulation, and the magnitude of the output signal frequency modulation is proportional to the magnitude of the second current source modulation.Type: GrantFiled: April 5, 2005Date of Patent: November 25, 2008Inventor: Alan Fiedler
-
Patent number: 7446576Abstract: A circuit and method for controlling a slew rate of an output buffer. A pre-driver is provided that drives an input of an output pad driver of the output buffer. An output slew rate of the pre-driver is electronically selected among at least two electronically selectable slew rates. An output amplitude of the pre-driver is controlled such that the output amplitude is not greater than an amplitude that is generally minimally sufficient to cause the output pad driver to produce an output signal having a desired dynamic range.Type: GrantFiled: September 30, 2005Date of Patent: November 4, 2008Assignee: SLT Logics, LLCInventor: Alan Fiedler
-
Patent number: 7437137Abstract: A mixer system includes a multi-phase signal generator, a mixer, and a mixer control circuit. The multi-phase signal generator generates a plurality of mixer input signals, where each has a frequency equal to the others, and a phase, and where the phases are distributed between 0 to 360 degrees. The mixer control circuit generates a plurality of mixer control voltages which are controlled by digital state control input signals. Each mixer control voltage controls the influence of a corresponding mixer input signal on the mixer output signal. In a preferred embodiment, the mixer control voltage is generated by storing a charge on a capacitor, and said charge is increased or decreased through the combined action of the digital state control input signals and the mixer control voltages by means of interconnected mixer control subcircuits.Type: GrantFiled: February 13, 2004Date of Patent: October 14, 2008Inventor: Alan Fiedler
-
Patent number: 7365532Abstract: In at least one embodiment an apparatus is provided that includes an electromagnetic coupler probe to provide sampled electromagnetic signals and an electronics component to receive the sampled electromagnetic signals from the electromagnetic coupler probe and to provide recovered sampled electromagnetic signals. Other embodiments may be described and claimed.Type: GrantFiled: March 31, 2006Date of Patent: April 29, 2008Assignee: Intel CorporationInventors: Todd Hinck, Alan Fiedler, Matthew Becker, Georgios Asmanis, Jose Robins
-
Publication number: 20080054969Abstract: A circuit and method for controlling a slew rate of an output buffer. A pre-driver is provided that drives an input of an output pad driver of the output buffer. An output slew rate of the pre-driver is electronically selected among at least two electronically selectable slew rates. An output amplitude of the pre-driver is controlled such that the output amplitude is not greater than an amplitude that is generally minimally sufficient to cause the output pad driver to produce an output signal having a desired dynamic range.Type: ApplicationFiled: September 30, 2005Publication date: March 6, 2008Inventor: Alan Fiedler
-
Patent number: 7285996Abstract: A delay locked loop (DLL) circuit that includes a delay line having a plurality of delay elements. Each delay element can be adapted to receive a clock input signal and generate a clock output signal, where the phase of each clock output signal is offset from the clock input signal. The delay line can be configured so that one clock input signal is a reference input clock signal and at least one clock output signal is a delay-line output clock signal. The feedback portion of the circuit can be configured to generate delay adjust signals based upon the phase offsets between pairs of clock signals. The delay adjust signals are fed back to the delay elements causing the reference input clock signal and the clock output signals to be phase-shifted apart equally about 360 degrees.Type: GrantFiled: September 30, 2005Date of Patent: October 23, 2007Assignee: SLT Logic, LLCInventor: Alan Fiedler
-
Publication number: 20070236220Abstract: In at least one embodiment an apparatus is provided that includes an electromagnetic coupler probe to provide sampled electromagnetic signals and an electronics component to receive the sampled electromagnetic signals from the electromagnetic coupler probe and to provide recovered sampled electromagnetic signals. Other embodiments may be described and claimed.Type: ApplicationFiled: March 31, 2006Publication date: October 11, 2007Inventors: Todd Hinck, Alan Fiedler, Matthew Becker, Georgios Asmanis, Jose Robins
-
Publication number: 20070230618Abstract: A phase control circuit includes a signal generator sub-circuit that generates a set of phase reference signals having phase angles generally distributed over a phase angle adjustment range. A controller sub-circuit produces weighting signals that assign relative priority for each of the phase reference signals, and includes at least one incremental adjustment input. The controller sub-circuit is adapted to maintain the weighting signals in a generally steady state when receiving signaling on the adjustment input that represents no adjustment, and to adjust relative intensities of the weighting signals based on stimulation of the adjustment input. The phase control circuit further includes a mixer sub-circuit that is coupled to the set of phase reference signals and to weighting signals that collectively control a mix of the phase reference signals. The mixer sub-circuit is adapted to produce an output signal having a phase angle that is based on the mix of the phase reference signals.Type: ApplicationFiled: June 30, 2005Publication date: October 4, 2007Inventor: Alan Fiedler
-
Publication number: 20070205818Abstract: Method and apparatus for sampling a high-speed digital signal include providing a data signal to a differential data input circuit, an offset control signal, and a strobe pulse. In response to the strobe pulse, the data signal is resolved into an output logic state based to a relatively greater extent on the differential data signal and to a relatively lesser extent on the offset control signal.Type: ApplicationFiled: September 30, 2005Publication date: September 6, 2007Inventor: Alan Fiedler
-
Publication number: 20070188207Abstract: A circuit and method for controlling a slew rate of an output buffer. A pre-driver is provided that drives an input of an output pad driver of the output buffer. An output slew rate of the pre-driver is electronically selected among at least two electronically selectable slew rates. An output amplitude of the pre-driver is controlled such that the output amplitude is not greater than an amplitude that is generally minimally sufficient to cause the output pad driver to produce an output signal having a desired dynamic range.Type: ApplicationFiled: September 30, 2005Publication date: August 16, 2007Inventor: Alan Fiedler
-
Publication number: 20070075758Abstract: A delay locked loop (DLL) circuit that includes a delay line having a plurality of delay elements. Each delay element can be adapted to receive a clock input signal and generate a clock output signal, where the phase of each clock output signal is offset from the clock input signal. The delay line can be configured so that one clock input signal is a reference input clock signal and at least one clock output signal is a delay-line output clock signal. The feedback portion of the circuit can be configured to generate delay adjust signals based upon the phase offsets between pairs of clock signals. The delay adjust signals are fed back to the delay elements causing the reference input clock signal and the clock output signals to be phase-shifted apart equally about 360 degrees.Type: ApplicationFiled: September 30, 2005Publication date: April 5, 2007Inventor: Alan Fiedler
-
Publication number: 20070006054Abstract: A data sampler system receives a high-speed data stream and uses a first set of data samplers for sampling the data stream at a first set of clock phase angles to produce a first set of sequential data “eye” samples. A second set of data samplers, to sampled at a second set of clock phase angles that are different from the first set of clock phase angles to produce a second set of sequential data transition samples. The first set of data samplers, the data stream is sampled at the second set of clock phase angles to produce a third set of sequential data transition samples and with the second set data samplers, the data stream is sampled at a first set of clock phase angles to produce a fourth set of sequential data “eye” samples. The system alternates between the first mode and a second mode in which the results produce a reduced input offset voltage for the sampler system.Type: ApplicationFiled: July 1, 2005Publication date: January 4, 2007Inventor: Alan Fiedler
-
Patent number: 7061280Abstract: So as to compare an amplitude of a differential input signal to a threshold, a signal detection circuit includes first and second matched input signal level-shifters, a comparator threshold generation circuit, and a two-stage comparator. The differential input signal is comprised of a true input signal and a complement input signal, and the first input signal level-shifter is coupled to the true input signal, and the second input level-shifter is coupled to the complement input signal. The comparator threshold generation circuit is matched to the input signal level-shifters and outputs first and second compare voltages. The first stage of the two-stage comparator outputs a low signal if the more positive of the level-shifted input signals is greater than the more positive of the compare voltages.Type: GrantFiled: February 10, 2004Date of Patent: June 13, 2006Inventor: Alan Fiedler
-
Patent number: 7009441Abstract: So as to generate multiple output signals whose phases are evenly spaced about 360 degrees, and having a frequency equal to that of an input signal, a phase multiplier circuit includes three or more instances of a phase multiplier subcircuit and additional circuitry configured in a negative feedback loop. Each phase multiplier subcircuit includes a difference circuit, a loop filter transistor, and a voltage-controlled delay circuit. The difference circuit converts to a phase current a delay from an input signal to the delay circuit to an output signal from the delay circuit, and subtracts from the phase current a bias current proportional to the smallest positive delay from the output signal with the largest phase to the output signal with the smallest phase. The subtracted current is integrated by the loop filter transistor, and steady-state operation is achieved when for each phase multiplier subcircuit, the bias current is equal to the phase current.Type: GrantFiled: February 10, 2004Date of Patent: March 7, 2006Inventor: Alan Fiedler