Patents by Inventor Allan Parker
Allan Parker has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7804713Abstract: Flash memory systems and methodologies are provided herein for providing byte alterability in a flash device. Logical cell mapping is changed from using a single physical memory cell to using two adjacent physical cells as a logical cell for emulating byte alterability. By mapping two adjacent physical cells as a single logical cell, the logical cell is a combination of neighboring drain/source regions, thereby creating a single program and erase entity. The single program and erase entities can allow for logical cell erase and program in either direction of a low voltage state or a high voltage state on a single bit or variable bit length basis. By employing the single program and erase entity, the subject innovation can provide a cost-effective approach to emulating electrically EEPROM in a flash device.Type: GrantFiled: September 22, 2008Date of Patent: September 28, 2010Assignee: Spansion LLCInventor: Allan Parker
-
Patent number: 7791954Abstract: Flash memory systems and methodologies are provided herein for facilitating a single logical cell erasure and dynamic erase state. The single logical cell erasure can be accomplished on a basis of a single program and erase entity which is a combination of neighboring drain/source regions of two adjacent physical memory cells. The dynamic erase state can involve an indicator bit that indicates an erase direction of a low voltage state or a high voltage state. The single logical cell erasure can be performed by changing a voltage state of a single program and erase entity according to the indicated erase direction. By employing the indicator bit with the single program and erase entity decoding scheme, the methods and systems can reduce erase time and/or a number of cycles, thereby increasing system reliability, efficiency, and/or durability.Type: GrantFiled: September 22, 2008Date of Patent: September 7, 2010Assignee: Spansion LLCInventor: Allan Parker
-
Publication number: 20100074008Abstract: Flash memory systems and methodologies are provided for providing multiple virtual ground decoding schemes in a flash device. The flash device can include sector configure registers for selecting a specific ground scheme at sector level. The sector configure registers can select a decoding scheme from multiple virtual ground decoding schemes including a conventional dual bit decoding scheme and a single program and erase entity decoding scheme. Since the single program and erase entity decoding scheme can emulate EEPROM functionality in a flash device, the combination of the conventional dual bit decoding scheme and the single program and erase entity decoding scheme can provide both dual bit high density storage and EEPROM emulation in a single flash device.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100074009Abstract: Flash memory systems and methodologies are provided herein for facilitating single logical cell erasure and quad or more bit storage in a flash device. The single logical cell erasure can be accomplished by employing a single program and erase entity as a single logical cell. The single program and erase entity is a combination of neighboring drain/source regions of two adjacent physical memory cells. By mapping two adjacent physical cells as a single logical cell, the flash memory device can be programmed and erased on a single bit or variable bit length basis. The memory cells can contain four or more data states, and each of the two adjacent memory cells in the single program and erase entity can be programmed independently from each other. As a result, the single program and erase entity can store four or more bits.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100074005Abstract: Flash memory systems and methodologies are provided herein for providing byte alterability in a flash device. Logical cell mapping is changed from using a single physical memory cell to using two adjacent physical cells as a logical cell for emulating byte alterability. By mapping two adjacent physical cells as a single logical cell, the logical cell is a combination of neighboring drain/source regions, thereby creating a single program and erase entity. The single program and erase entities can allow for logical cell erase and program in either direction of a low voltage state or a high voltage state on a single bit or variable bit length basis. By employing the single program and erase entity, the subject innovation can provide a cost-effective approach to emulating electrically EEPROM in a flash device.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100074004Abstract: Flash memory systems and methodologies are provided herein for using a high voltage state as an erase condition in a flash device. Logical cell mapping is changed from using a single physical memory cell to using two adjacent physical cells as a single logical cell, thereby creating a single program and erase entity. Logical cell erase, program, and/or read can be accomplished by using two channel regions in union. This combination can allow for single logical cell erasure in a flash device and the use of a high voltage state as an erased state. A default erased state can be a high voltage state. As a result, program operations can be performed by changing a voltage state of the single program and erase entity to a low voltage state, and erase operations can be performed by changing a voltage state of the single program and erase entity to a high voltage state.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100074007Abstract: Flash memory systems and methods are provided for facilitating a single logical cell erasure in a flash memory device. Logical cell mapping is changed from using a single physical cell to using pair physical cells, thereby creating a single program and erase entity as a single logical cell. By mapping two adjacent physical cells as a single logical cell, the flash memory device can be programmed and erased on a single bit or variable bit length basis with conventional technologies. Various operations can be performed on a flash device on a basis of the single program and erase entity.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100074006Abstract: Flash memory systems and methodologies are provided herein for facilitating a single logical cell erasure and dynamic erase state. The single logical cell erasure can be accomplished on a basis of a single program and erase entity which is a combination of neighboring drain/source regions of two adjacent physical memory cells. The dynamic erase state can involve an indicator bit that indicates an erase direction of a low voltage state or a high voltage state. The single logical cell erasure can be performed by changing a voltage state of a single program and erase entity according to the indicated erase direction. By employing the indicator bit with the single program and erase entity decoding scheme, the methods and systems can reduce erase time and/or a number of cycles, thereby increasing system reliability, efficiency, and/or durability.Type: ApplicationFiled: September 22, 2008Publication date: March 25, 2010Applicant: SPANSION LLCInventor: Allan Parker
-
Publication number: 20100058151Abstract: Methods for recycling unused error correction code (ECC) during flash memory programming, comprise generating ECC from user data to form a syndrome and storing the syndrome into volatile memory. ECC is re-encoded corresponding to the syndrome read from the memory with new user data. Re-encoding ECC comprises comparing new ECC with the most recent ECC of the previous syndrome, correcting a bit error in the new ECC, and indicating if the new ECC has failed.Type: ApplicationFiled: August 26, 2008Publication date: March 4, 2010Applicant: Spansion LLCInventors: Allan Parker, Tan Tat Hin, Murni Mohd-Salleh, Edward V. Bautista, JR.
-
Publication number: 20090113272Abstract: Systems and/or methods that facilitate error correction of data are presented. An error correction code (ECC) control component facilitates enabling or disabling error correction of data being written to or read from memory, such as flash memory, based on ECC indicator data associated with a piece of data. The ECC control component can analyze data, parity code, and/or indicator data associated with the incoming data and/or data stored in the memory location where the incoming data is to be written to determine whether parity code can be written for the incoming data and/or whether error correction can be enabled with respect to the incoming data. Error correction can be enabled when an indicator bit associated with the data is unprogrammed (e.g., bit set to ‘1’ state) and can be disabled by programming the indicator bit (e.g., bit set to a ‘0’ state).Type: ApplicationFiled: October 30, 2007Publication date: April 30, 2009Applicant: SPANSION LLCInventors: Tat Hin Tan, Ed Bautista, Bryan W. Hancock, Jackson Huang, Allan Parker
-
Patent number: 6836432Abstract: A recording medium includes a computer readable program for controlling a computer. The program comprises (a) code for calculating a current distribution by using a strength and phase of magnetic field measured from a measuring object; (b) code for calculating a first electric field strength at a measuring point from the current distribution; (c) code for calculating a second electric field strength at the measuring point by using a current distribution of a predetermined position on a part of the current distribution of the measuring object; and (d) code for calculating a ratio related to the first electric field strength in association with the second electric field strength.Type: GrantFiled: February 11, 2002Date of Patent: December 28, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Allan Parker, Glen Lam
-
Patent number: 6785856Abstract: An integrated memory self-tester that tests an entire memory array reduces the need for sophisticated external test equipment and reduces the duration of the test. A read test of the memory array can check the memory cells. Optional programmable registers may store the results of the tests. The results may be transmitted from the memory device. The integrated memory self-tester may be initiated via a test signal, be self initiated periodically, or be initiated by other means.Type: GrantFiled: December 7, 2000Date of Patent: August 31, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Allan Parker, Joseph Skrovan
-
Patent number: 6728913Abstract: A method of programming a memory device having a plurality of pages of memory. The method includes programming the memory, monitoring the memory for defects, creating a copy of the data, erasing the old version of the data, and rewriting the data. The first page of memory is programmed with a first data set. The first page of memory is monitored for errors. During the monitoring for errors, some detected errors may be corrected. When the number of errors detected exceeds a threshold, a copy of that page of memory is created. The number of errors detected can be a fixed number a percentage of the memory, or time dependent. The copy can be created in an other page of local memory of in remote memory. Then the first page of memory is erased. Finally, the first data set rewritten.Type: GrantFiled: February 25, 2000Date of Patent: April 27, 2004Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker
-
Patent number: 6707713Abstract: A memory device having a plurality of multi-bit cells that are programmed with interlaced data provide superior read access time. The multi-bit cells are read by reading the first bit of each of the plurality of cells sequentially using a first reference voltage then reading the second bit of a first subset of the plurality of cells sequentially using a second reference voltage then reading the second bit of a second subset of the plurality of cells sequentially using a third reference voltage. The second reference voltage being higher and the third reference voltage being lower than the first reference voltage.Type: GrantFiled: March 1, 2000Date of Patent: March 16, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Allan Parker, Joseph Skrovan, Brett Gerhardt
-
Patent number: 6684353Abstract: An integrated reliability monitor that automatically tests a memory device until a threshold number of errors has been detected. The integrated reliability monitor eliminates the need for sophisticated external test equipment by automatically testing the memory cells in the memory array and providing the results. An optional programmable registers may store the error threshold value. The programmable registers may also store a time-out value or the reliability monitor may be externally interrupted.Type: GrantFiled: December 7, 2000Date of Patent: January 27, 2004Assignee: Advanced Micro Devices, Inc.Inventors: Allan Parker, Joseph Skrovan
-
Patent number: 6671207Abstract: A method of program verifying a memory cell that includes generating a program verify pulse with stepped portions and programming the memory cell with the program verify pulse.Type: GrantFiled: February 8, 2001Date of Patent: December 30, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker
-
Patent number: 6614683Abstract: A method for resolving data to one stored level of N possible stored levels in a multi-level memory includes receiving an access address associated with a memory location of the multi-level memory and applying an ascending staircase read voltage to a word line associated with the access address. The method further includes detecting a sense signal produced on a sense line associated with the access address in response to the stored level and a value of the staircase read voltage, for each value of the ascending staircase read voltage, storing data responsive to the sense signal, and after application of a final value of the ascending staircase read voltage, producing an N-bit value corresponding to the one stored level stored in the memory location.Type: GrantFiled: February 26, 2001Date of Patent: September 2, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker
-
Patent number: 6552929Abstract: A method of programming a memory cell that has 2N voltage levels where N>1 and represents the number of bits stored within the memory cell. The method includes generating a first programming pulse, generating a second programming pulse subsequent to the generating the first programming pulse, wherein the first programming pulse has a width that is greater than the second programming pulse and programming at least two of the 2N voltage levels with the first programming pulse.Type: GrantFiled: February 8, 2001Date of Patent: April 22, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker
-
Patent number: 6542403Abstract: A method of programming a memory cell includes generating a programming pulse with stepped portions and programming the memory cell with the programming pulse. The memory cell may have 2N voltage levels, where N>1 and represents the number of bits stored within the memory cell. At least two of the 2N voltage levels can be programmed with the programming pulse.Type: GrantFiled: February 8, 2001Date of Patent: April 1, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker
-
Patent number: 6538923Abstract: A system for concurrently verifying programming of logical data in a multi-level-cell (MLC) flash memory device having a plurality of memory cells each configured to store N bits of logical data where N≧2. The MLC flash memory device has a plurality of memory cells capable of being storing N-bits of data in one of 2N distinct data storage levels, each data storage level corresponding to a discrete N-bit combination of logical data. The data storage levels include a default level, called the erased level, and 2N−1 program levels, including a lowest program level, 2N−2 intermediate program levels and a highest program level. For each memory cell to be verified as programmed, an N-bit combination of data to be verified is loaded into a program-verify circuit and a stepped voltage pulse having 2N−1 steps is applied to each memory cell.Type: GrantFiled: February 26, 2001Date of Patent: March 25, 2003Assignee: Advanced Micro Devices, Inc.Inventor: Allan Parker