Patents by Inventor Allan T. Mitchell
Allan T. Mitchell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6306718Abstract: A polysilicon resistor is formed using a late implant process. Low dopant concentrations on the order of 6×1019 to 3.75×1020 have shown good results. with a reduced post anneal temperature. Both the first and second order temperature coefficients (TC1 and TC2) can then be adjusted. Using electrical trimming resistors can be produced with highly linear temperature characteristics. By varying the geometries of the resistors, low trimming threshold current densities and voltages can be used to produce good results.Type: GrantFiled: April 26, 2000Date of Patent: October 23, 2001Assignee: Dallas Semiconductor CorporationInventors: Varun Singh, Tanmay Kumar, Thomas E. Harrington, III, Roy Austin Hensley, Allan T. Mitchell, Jack Gang Qian
-
Patent number: 5306935Abstract: A nonvolatile memory array has two or more stacked layers of memory cells (10). The bottom layer may comprise a planar, X-cell, or buried N++ FAMOS transistor array and the top layer preferably comprises a planar transistor array. An epitaxial silicon layer (36) provides the substrate for the second layer. The stacked layer structure allows a two-fold increase in memory density without scaling the device sizes.Type: GrantFiled: June 17, 1992Date of Patent: April 26, 1994Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell
-
Patent number: 5225363Abstract: A plurality of trenches (26, 28) of a DRAM cell array formed in a (P-) epitaxial layer (11) and a silicon substrate (12), and storage layers (38, 40) are grown on the sidewalls (34, 36) and bottom (not shown) of the trenches (26, 28). Highly doped polysilicon capacitor electrodes (42, 44) are formed in the trenches (26, 28). Sidewall oxide filaments (50, 54) and in situ doped sidewall conductive filaments (66, 68) are formed and thermal cycles are used to diffuse dopant from sidewall conductive filaments (66, 68) into upper sidewall portions (62, 64) to form diffused source regions (70, 72) of pass gate transistors (90) for each cell.Type: GrantFiled: January 15, 1992Date of Patent: July 6, 1993Assignee: Texas Instruments IncorporatedInventors: Bert R. Riemenschneider, Allan T. Mitchell, Clarence W. Teng
-
Patent number: 5168334Abstract: A small-area single-transistor EEPROM memory cell includes buried bit lines (44,46) extending through the array and connecting together many memory cells. Formed above a channel area (25) and between the bit lines (44,46) are oxide-nitride-oxide layers (50,52,54) for providing isolation between overlying polysilicon word lines (56, 66) and the underlying conduction channel (25). The nitride layer (52) provides the charge retention mechanism for programming the memory cell. The word lines (56, 66) provide electrical contact to a number of memory cells in the row. Electrical contact is made to the word lines (56, 66) by metal contacts (68, 70), and to the bit lines (44,46) by metal contacts (72, 74) at the array periphery, thereby avoiding metal contacts to every memory cell of the array. A EEPROM memory cell of 4-5.2 microns can be fabricated.Type: GrantFiled: January 16, 1991Date of Patent: December 1, 1992Assignee: Texas Instruments, IncorporatedInventors: Allan T. Mitchell, Bert R. Riemenschneider
-
Patent number: 5159570Abstract: An EEPROM memory cell having sidewall floating gates (28, 28a, 28b) is disclosed. Sidewall floating gates (28, 28a, 28b) are formed on sidewalls (30, 32) of a central block (22). Spaced apart bit lines (36, 36a, 36b) are formed to serve as memory cell sources and drains. Sidewall floating gates (28a, 28b) are capable of being programmed independently of one another. When control gate (18) is actuated and either bit line (36a) or bit line (36b) is used to read the device, four separate memory states may be identified depending on whether either, neither or both of the sidewall floating gates (28a, 28b) have been programmed.Type: GrantFiled: May 7, 1991Date of Patent: October 27, 1992Assignee: Texas Instruments IncorporatedInventors: Allan T. Mitchell, Howard L. Tigelaar
-
Patent number: 5156990Abstract: A floating-gate memory cell with an improved doping profile. After the substrate background doping has been set to a desired level (e.g. by a high dose implant and long drive in), two implant of opposite type are used to shape the doping profile of the floating-gate transistor. A boron implant is used to provide significantly increased p-type doping underneath the channel, at depths near the midpoint of the source/drain diffusions. A shallow arsenic implant partially compensates this boron implant at the surface, to set the threshold voltage as desired. The region of substantially increased p-type doping helps to suppress the lateral parasitic bipolar transistor which can otherwise suppress programmation, and also (by providing increased doping at the drain boundary) increases hot electron generation.Type: GrantFiled: October 1, 1990Date of Patent: October 20, 1992Assignee: Texas Instruments IncorporatedInventor: Allan T. Mitchell
-
Patent number: 5143860Abstract: An EPROM memory having sidewall floating gates (30) is disclosed. Sidewall floating gates (30) are formed on sidewalls (28) of field insulators (24). Spaced apart bit lines (22), which serve as memory cell sources and drains, are formed. The field insulators (24) overlie the bit lines (22), and sidewall floating gates are formed on the sidewalls (28) of the field insulators (24). In one embodiment, a second set of bit lines (36) is formed between the sidewall floating gates (30), and each memory cell contains one sidewall floating gate (30). In another embodiment, each memory cell contains two sidewall floating gate (30), and the memory cell may be programmed to store from two to four distinct information states.Type: GrantFiled: April 17, 1991Date of Patent: September 1, 1992Assignee: Texas Instruments IncorporatedInventors: Allan T. Mitchell, Bert R. Riemenschneider, Howard L. Tigilaar
-
Patent number: 5120672Abstract: An electrically, programmable read-only memory cell is formed at a face (10) of a semiconductor layer (12). This cell comprises a doped drain region (36) and a doped source region (38) that are spaced from each other by a gate region (40). An ONO memory stack (28) is formed to extend over a portion of the gate region (40) that adjoins the drain region (36). The memory stack (28) is substantially spaced from the source region (38). A select gate insulator layer (30) is formed over the remainder of the gate region (40), and is preferably of the same thickness as the memory stack (28). A suitable gate conductor (32) is then deposited over insulator layers (26, 30). By being substantially spaced from source region (38), the memory stack (28) of the invention avoids the formation of ONO hole traps.Type: GrantFiled: August 29, 1989Date of Patent: June 9, 1992Assignee: Texas Instruments IncorporatedInventors: Allan T. Mitchell, Bert R. Riemenschneider
-
Patent number: 5114530Abstract: A process for the fabrication of integrated circuits, wherein the interlevel dielectric material is partially etched back prior to reflow. This provides a pre-reflow profile which prevents filament problems in subsequently-patterned conductor levels, and which also avoids cracking of the interlevel dielectric during reflow.Type: GrantFiled: July 16, 1990Date of Patent: May 19, 1992Assignee: Texas Instruments IncorporatedInventors: Kalipatnam V. Rao, Allan T. Mitchell, James L. Paterson
-
Patent number: 5105245Abstract: A plurality of trenches (26, 28) of a DRAM cell array formed in a (P-) epitaxial layer (11) and a silicon substrate (12), and storage layers (38, 40) are grown on the sidewalls (34, 36) and bottom (not shown) of the trenches (26, 28). Highly doped polysilicon capacitor electrodes (42, 44) are formed in the trenches (26, 28). Sidewall oxide filaments (50, 54) and in situ doped sidewall conductive filaments (66, 68) are formed and thermal cycles are used to diffuse dopant from sidewall conductive filaments (66, 68) into upper sidewall portions (62, 64) to form diffused source regions (70, 72) of pass gate transistors (90) for each cell.Type: GrantFiled: December 21, 1988Date of Patent: April 14, 1992Assignee: Texas Instruments IncorporatedInventors: Bert R. Riemenschneider, Allan T. Mitchell, Clarence W. Teng
-
Patent number: 5084418Abstract: Bitlines (34) are formed by creating a diffused region (26) around the sidewalls and bottom of a trench (20). The trench (20) is filled with a conductive region (30), typically a refractory metal, refractory metal silicide.Type: GrantFiled: January 16, 1990Date of Patent: January 28, 1992Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Howard L. Tigelaar, Allan T. Mitchell
-
Patent number: 5053839Abstract: One embodiment of the invention provides an EPROM and a method of fabricating an EPROM with enhanced capacitive coupling. Trenched memory cells each comprise a pleat-shaped floating gate with the control gate nested in a fold of the floating gate to increase the coupling ratio with the control gate. As a result higher programming speed and improved cell density may be obtained for a given programming voltage. Formation of bit lines along trench walls results in lower bit line resistivity for a given cell density.Type: GrantFiled: August 21, 1990Date of Patent: October 1, 1991Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell, Howard L. Tigelaar
-
Patent number: 5045490Abstract: One embodiment of the invention provides an EPROM and a method of fabricating an EPROM with enhanced capacitive coupling. Trenched memory cells each comprise a pleat-shaped floating gate with the control gate nested in a fold of the floating gate to increase the coupling ratio with the control gate. As a result higher programming speed and improved cell density may be obtained for a given programming voltage. Formation of bit lines along trench walls results in lower bit lines resistivity for a given cell density.Type: GrantFiled: August 21, 1990Date of Patent: September 3, 1991Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell, Howard L. Tigelaar
-
Patent number: 5036375Abstract: A floating-gate memory cell with an improved doping profile. After the substrate background doping has been set to a desired level (e.g. by a high dose implant and long drive in), two implants of opposite type are used to shape the doping profile of the floating-gate transistor. A boron implant is used to provide significantly increased p-type doping underneath the channel, at depths near the midpoint of the source/drain diffusions. A shallow arsenic implant partially compensates this boron implant at the surface, to set the threshold voltage as desired. The region of substantially increased p-type doping helps to suppress the lateral parasitic bipolar transistor which can otherwise suppress programmation, and also (by providing increased doping at the drain boundary) increases hot electron generation.Type: GrantFiled: October 22, 1990Date of Patent: July 30, 1991Assignee: Texas Instruments IncorporatedInventor: Allan T. Mitchell
-
Patent number: 5028553Abstract: A non-volatile cross-point memory cell array comprises a trench isolated cross-point array of memory cells (10), which are electrically programmable and electrically FLASH eraseable, having diffused regions (28) operable as bitlines, each diffused region (28) traversed by a plurality of control gates (54) operable as wordlines. The diffused regions (28) undergo a silicidation process to decrease their resistivity, and thereby increase the speed of the memory cell array. A tunnel oxide (18) is provided for electrical erasing and programming. Planarized, high quality insulating regions (40, 36), such as dichlorosilane oxide, buttress the floating gate (20) to isolate the bitlines from the wordlines and to improve isolation between the pass gate and the floating gate. A planar structure of the memory cell (10) provides flat topography ideal for three dimensional stacked structures. Trench isolation regions (56) reduce bitline capacitance, thereby increasing programming speed.Type: GrantFiled: June 5, 1990Date of Patent: July 2, 1991Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell
-
Patent number: 4980309Abstract: An electrically erasable, programmable read only memory (EEPROM) having an erase window directly overlying both a control gate layer (24) and a column line (12) is disclosed. Column lines (12) are implanted into a semiconductor substrate (16) and covered with a first insulating layer (18). A floating gate layer (20) overlies the first insulating layer (18) and is covered with a second insulating layer (22). The control gate layer (24) overlies the control insulating layer (22) and is covered by a third insulating layer (26). A passage (28) extends through the third insulating layer (26), control gate layer (24) and second insulating layer (22) and contains a sidewall insulator (30) on walls thereof. A tunnel oxide (32) resides within the passage (28) and is contacted by a programming electrode layer (34) which additionally overlies the third insulating layer (26) and fills the passage (28).Type: GrantFiled: June 14, 1989Date of Patent: December 25, 1990Assignee: Texas Instruments, IncorporatedInventors: Allan T. Mitchell, Bert R. Riemenschneider
-
Patent number: 4979004Abstract: One embodiment of the invention provides an EPROM and a method of fabricating an EPROM with enhanced capacitive coupling. Trenched memory cells each comprise a pleat-shaped floating gate with the control gate nested in a fold of the floating gate to increase the coupling ratio with the control gate. As a result higher programming speed and improved cell density may be obtained for a given programming voltage. Formation of bit lines along trench walls results in lower bit line resistivity for a given cell density.Type: GrantFiled: January 23, 1990Date of Patent: December 18, 1990Assignee: Texas Instruments IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell, Howard L. Tigelaar
-
Patent number: 4979005Abstract: A floating-gate memory cell with an improved doping profile. After the substrate background doping has been set to a desired level (e.g. by a high dose implant and long drive in), two implants of opposite type are used to shape the doping profile of the floating-gate transistor. A boron implant is used to provide significantly increased p-type doping underneath the channel, at depths near the midpoint of the source/drain diffusions. A shallow arsenic implant partially compensates this boron implant at the surface, to set the threshold voltage as desired. The region of substantially increased p-type doping helps to suppress the lateral parasitic bipolar transistor which can otherwise suppress programmation, and also (by providing increased doping at the drain boundary) increases hot electron generation.Type: GrantFiled: July 23, 1986Date of Patent: December 18, 1990Assignee: Texas Instruments IncorporatedInventor: Allan T. Mitchell
-
Patent number: 4977439Abstract: A method and apparatus for providing interconnections between levels on a semiconductor substrate of various types includes first forming a plurality of trenches in the substrate and then forming conductive layers at the bottom of the trenches. The trenches are then filled with an oxide to provide a planar surface on the substrate. Various levels of trenches are provided with crossovers being formed by a bridging layer of a conductive material that is formed over an oxide layer in the lower level trenches. Vertical contacts are formed by etching an opening from the surface to the bottom of the trenches through the oxide layer and filling the opening with a metal plug.Type: GrantFiled: April 3, 1987Date of Patent: December 11, 1990Inventors: Agerico L. Esquivel, Allan T. Mitchell
-
Patent number: 4951103Abstract: A non-volatie cross-point memory cell array comprises a trench isolated cross-point array of memory cells (10), which are electrically programmable and electrically FLASH eraseable, having diffused regions (28) operable as bitlines, each diffused region (28) traversed by a plurality of control gates (54) operable as wordlines. The diffused regions (28) undergo a silicidation process to decrease their resistivity, and thereby increase the speed of the memory cell array. A tunnel oxide (18) is provided for electrical erasing and programming. Planarized, high quality insulating regions (40, 36), such as dichlorosilane oxide, buttress the floating gate (20) to isolate the bitlines form the wordlines and to improve isolation between the pass gate and the floating gate. A planar structure of the memory cell (10) provides flat topography ideal for three dimensional stacked structures. Trench isolation regions (56) reduce bitline capacitance, thereby increasing programming speed.Type: GrantFiled: June 3, 1988Date of Patent: August 21, 1990Assignee: Texas Instruments, IncorporatedInventors: Agerico L. Esquivel, Allan T. Mitchell