Patents by Inventor Amos Fenigstein
Amos Fenigstein has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9356169Abstract: Some demonstrative embodiments include devices and/or methods of Back Side Illumination (BSI) Complementary Metal-Oxide-Semiconductor (CMOS) pixel array. For example, a BSI CMOS pixel array may include a plurality of pixels, a pixel of the plurality of pixels may include one or more Metal-Oxide-Semiconductor (MOS) transistors comprising one or more well regions, a well region of the one or more well regions comprising an N-Well (NW) region or a P-well (PW) region; a photodiode; an epitaxial (epi) layer comprising an absorption area and a collection area, the absorption area to absorb incoming photons and to generate electrons responsive to absorbed photons, and the collection area connecting the absorption area to the photodiode to provide the electrons from the absorption area to the photodiode; and a barrier layer separating the absorption area from the one or more well regions.Type: GrantFiled: July 6, 2015Date of Patent: May 31, 2016Assignee: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Publication number: 20160133666Abstract: A method for fabricating image sensors and other semiconductor ICs that controls the amount of hydrogen generated during back-end processing. The back-end processing includes forming multiple metallization layers after front-end processing is completed (i.e., after forming the pre-metal dielectric), where each metallization layer includes a patterned aluminum structure, an interlevel dielectric (ILD) layer including TEOS-based oxide formed over the patterned aluminum structure. A cap layer including a low-moisture content oxide such as silane oxide (i.e., SiO2 generated by way of a silane CVD process) is formed over at least one ILD layer. The cap layer serves as an etch-stop for the subsequently-formed metal layer of a next metallization layer by isolating the underlying ILD material from the plasma environment during aluminum over-etch, which significantly reduces the production and migration of hydrogen into front-end structures.Type: ApplicationFiled: November 9, 2014Publication date: May 12, 2016Inventors: Amos Fenigstein, Yakov Roizin, Avi Strum
-
Publication number: 20160005896Abstract: Some demonstrative embodiments include devices and/or methods of Back Side Illumination (BSI) Complementary Metal-Oxide-Semiconductor (CMOS) pixel array. For example, a BSI CMOS pixel array may include a plurality of pixels, a pixel of the plurality of pixels may include one or more Metal-Oxide-Semiconductor (MOS) transistors comprising one or more well regions, a well region of the one or more well regions comprising an N-Well (NW) region or a P-well (PW) region; a photodiode; an epitaxial (epi) layer comprising an absorption area and a collection area, the absorption area to absorb incoming photons and to generate electrons responsive to absorbed photons, and the collection area connecting the absorption area to the photodiode to provide the electrons from the absorption area to the photodiode; and a barrier layer separating the absorption area from the one or more well regions.Type: ApplicationFiled: July 6, 2015Publication date: January 7, 2016Inventors: Assaf Lahav, Amos Fenigstein
-
Patent number: 9210345Abstract: A method for operating a global shutter image sensor includes performing both a global shutter (image capture) operation and a rolling shutter (readout) operation. During the global shutter operation, image information (charges) are captured by photodiodes in every pixel, and then simultaneously transferred to charge coupled gate (CCG) devices provided in each pixel. The rolling shutter operation includes performing multiple correlated double sampling (CDS) readout phases utilizing readout circuits that are shared by groups of pixels (e.g., four pixels share each readout circuit) having CCG devices connected in a chain. After resetting a floating diffusion in the readout circuit, a first captured charge is transferred to floating diffusion for readout, and the remaining charges are shifted along the CCG chain. The remaining CCG devices are then sequentially read out by repeating the read-and-shift operation. The readout operation is then repeated for each row of pixel groups.Type: GrantFiled: February 11, 2013Date of Patent: December 8, 2015Assignee: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Publication number: 20150350584Abstract: A single-exposure high dynamic range (HDR) image sensor utilizes a charge amplifier having a selectively coupled conversion capacitor to read a single photodiode charge during a multi-phase readout operation. An overflow readout is performed during the photodiode charge integration phase, and utilizes the conversion capacitor to read overflow signals indicating rapidly rising photodiode charges caused by extreme exposure conditions, which also prevents saturation of the photodiode. At the end of the integration phase, the remaining photodiode charge is then measured using two readouts: a high sensitivity readout during which the storage capacitor de-coupled to accurately measure low-light conditions, and a low sensitivity readout during which the remaining photodiode charge is stored on the storage capacitor to provide normal light image data. Final single exposure HDR image data is then calculated by summing the overflow image data with the high-sensitivity and/or the low-sensitivity image data.Type: ApplicationFiled: August 10, 2015Publication date: December 3, 2015Inventors: Amos Fenigstein, Raz Reshef, Shay Alfassi, Guy Yehudian
-
Patent number: 9160956Abstract: A global shutter image sensor includes an array of pixel groups arranged in rows and columns, each pixel group including four pixels and a shared readout circuit having a floating diffusion. Each pixel includes a photodiode, a transfer gate and a charge coupled gate (CCG) device. The CCG devices are coupled in series with the floating diffusion of the shared readout circuit. Control circuitry controls the image sensor such that all of the pixels simultaneously capture image information (charges) and then transfer the captured charges to the CCG devices during a global shutter operation. The control circuit then controls the CCG devices to act as a shift register that transfers the captured charges to the floating diffusion during sequential correlated double sampling readout phases. The readout circuit includes a shared reset transistor, a source-follower and row select transistor, and each pixel group is controlled by eight or fewer control signals.Type: GrantFiled: February 11, 2013Date of Patent: October 13, 2015Assignee: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Patent number: 9106851Abstract: A single-exposure high dynamic range (HDR) image sensor utilizes a charge amplifier having two different charge-to-voltage conversion capacitors that read a single photodiode charge during a two-phase readout operation. The first capacitor has a lower capacitance and therefore higher conversion gain (sensitivity), and the second capacitor has a higher capacitance and therefore lower conversion gain (sensitivity). The two-phase readout operation samples the photodiode charge twice, once using the high sensitivity capacitor and once using the low sensitivity capacitor. The high sensitivity readout phase provides detailed low light condition data but is saturated under brighter light conditions, and the low sensitivity readout phase provides weak data under low light conditions but provides high quality image data under brighter light conditions. The final HDR image is created by combining both high and low sensitivity images into a single image while giving each of them the correct weighted value.Type: GrantFiled: March 12, 2013Date of Patent: August 11, 2015Assignee: Tower Semiconductor Ltd.Inventors: Amos Fenigstein, Raz Reshef, Shay Alfassi, Guy Yehudian
-
Publication number: 20140263950Abstract: A single-exposure high dynamic range (HDR) image sensor utilizes a charge amplifier having two different charge-to-voltage conversion capacitors that read a single photodiode charge during a two-phase readout operation. The first capacitor has a lower capacitance and therefore higher conversion gain (sensitivity), and the second capacitor has a higher capacitance and therefore lower conversion gain (sensitivity). The two-phase readout operation samples the photodiode charge twice, once using the high sensitivity capacitor and once using the low sensitivity capacitor. The high sensitivity readout phase provides detailed low light condition data but is saturated under brighter light conditions, and the low sensitivity readout phase provides weak data under low light conditions but provides high quality image data under brighter light conditions. The final HDR image is created by combining both high and low sensitivity images into a single image while giving each of them the correct weighted value.Type: ApplicationFiled: March 12, 2013Publication date: September 18, 2014Applicant: Tower Semiconductor Ltd.Inventors: Amos Fenigstein, Raz Reshef, Shay Alfassi, Guy Yehudian
-
Publication number: 20140226046Abstract: A global shutter image sensor includes an array of pixel groups arranged in rows and columns, each pixel group including four pixels and a shared readout circuit having a floating diffusion. Each pixel includes a photodiode, a transfer gate and a charge coupled gate (CCG) device. The CCG devices are coupled in series with the floating diffusion of the shared readout circuit. Control circuitry controls the image sensor such that all of the pixels simultaneously capture image information (charges) and then transfer the captured charges to the CCG devices during a global shutter operation. The control circuit then controls the CCG devices to act as a shift register that transfers the captured charges to the floating diffusion during sequential correlated double sampling readout phases. The readout circuit includes a shared reset transistor, a source-follower and row select transistor, and each pixel group is controlled by eight or fewer control signals.Type: ApplicationFiled: February 11, 2013Publication date: August 14, 2014Applicant: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Publication number: 20140226047Abstract: A method for operating a global shutter image sensor includes performing both a global shutter (image capture) operation and a rolling shutter (readout) operation. During the global shutter operation, image information (charges) are captured by photodiodes in every pixel, and then simultaneously transferred to charge coupled gate (CCG) devices provided in each pixel. The rolling shutter operation includes performing multiple correlated double sampling (CDS) readout phases utilizing readout circuits that are shared by groups of pixels (e.g., four pixels share each readout circuit) having CCG devices connected in a chain. After resetting a floating diffusion in the readout circuit, a first captured charge is transferred to floating diffusion for readout, and the remaining charges are shifted along the CCG chain. The remaining CCG devices are then sequentially read out by repeating the read-and-shift operation. The readout operation is then repeated for each row of pixel groups.Type: ApplicationFiled: February 11, 2013Publication date: August 14, 2014Applicant: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Patent number: 8779543Abstract: A semiconductor device that may include an avalanche photodiode (APD), the APD may include: a first doped region of a first polarity; a buried guard ring of a second polarity, the second polarity is opposite to the first polarity, the buried guard ring is spaced apart from the first doped region and is positioned below the first doped region; a well of the second polarity, wherein the well interfaces the first doped region to form a p-n junction; and a second doped region of the second polarity, the second doped region is spaced apart from the first doped region.Type: GrantFiled: September 16, 2012Date of Patent: July 15, 2014Assignee: Technion Research and Development Foundation Ltd.Inventors: Yael Nemirovsky, Vitali Savuskan, Sharon Bar-Lev Shefi, Igor Brouk, Gil Visokolov, Amos Fenigstein, Tomer Leitner
-
Patent number: 8722484Abstract: A method for improving the reliability of a high-k dielectric layer or a high-k dielectric stack by forming an amorphous high-k dielectric layer over an insulating layer, doping the amorphous high-k dielectric layer with nitrogen atoms, and subsequently heating the resulting structure at a temperature greater than or equal to the crystallization temperature of the high-k dielectric material, thereby transforming the high-k dielectric material from an amorphous state to a crystalline state, and causing nitrogen atoms to diffuse into the insulating layer.Type: GrantFiled: January 14, 2008Date of Patent: May 13, 2014Assignee: Tower Semiconductor Ltd.Inventors: Michael Lisiansky, Yakov Roizin, Alexey Heiman, Amos Fenigstein
-
Patent number: 8501573Abstract: An X-ray image sensor having scintillating material embedded into wave-guide structures fabricated in a CMOS image sensor (CIS). After the CIS has been fabricated, openings (deep pores) are formed in the back side of the CIS wafer. These openings terminate at a distance of about 1 to 5 microns below the upper silicon surface of the wafer. The depth of these openings can be controlled by stopping on a buried insulating layer, or by stopping on an epitaxial silicon layer having a distinctive doping concentration. The openings are aligned with corresponding photodiodes of the CIS. The openings may have a shape that narrows as approaching the photodiodes. A thin layer of a reflective material may be formed on the sidewalls of the openings, thereby improving the efficiency of the resulting waveguide structures. Scintillating material (e.g., CsI(Tl)) is introduced into the openings using a ForceFillâ„¢ technology or by mechanical pressing.Type: GrantFiled: February 20, 2009Date of Patent: August 6, 2013Assignee: Tower Semiconductor Ltd.Inventors: Yakov Roizin, Amos Fenigstein, Avi Strum, Alexey Heiman, Doron Pardess
-
Publication number: 20130099091Abstract: A semiconductor device that may include an avalanche photodiode (APD), the APD may include: a first doped region of a first polarity; a buried guard ring of a second polarity, the second polarity is opposite to the first polarity, the buried guard ring is spaced apart from the first doped region and is positioned below the first doped region; a well of the second polarity, wherein the well interfaces the first doped region to form a p-n junction; and a second doped region of the second polarity, the second doped region is spaced apart from the first doped region.Type: ApplicationFiled: September 16, 2012Publication date: April 25, 2013Inventors: Yael Nemirovsky, Vitali Savuskan, Sharon Bar-Lev Shefi, Igor Brouk, Gil Visokolov, Amos Fenigstein, Tomer Leitner
-
Patent number: 8279328Abstract: A CMOS image sensor uses a special exposure control circuit to independently adjust the photodiode exposure (integration) time for each pixel in a pixel array to obtain non-saturated photodiode charges for each pixel. Exposure time adjustment involves extrapolating a pixel's final photodiode charge using an intermediate photodiode charge measured after a predetermined portion of an exposure frame period. If the intermediate photodiode charge is, e.g., over 50% of the photodiode's full-well capacity after half of the exposure frame period, then saturation is likely and the photodiode is reset to integrate only during the remaining time. If not, then the photodiode integrates over the allotted exposure frame period. Data indicating the length of the exposure portion is stored as analog data on the memory node of each pixel, and readout of the final photodiode charge is performed using Correlated Double Sampling (CDS) techniques.Type: GrantFiled: July 15, 2010Date of Patent: October 2, 2012Assignee: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Patent number: 8203111Abstract: A CMOS image sensor in which each column of pixels is connected to a signal line that is coupled to a current source, and each pixel includes a charge amplifier having a common source configuration arranged such that a charge generated by its photodiode is amplified by the charge amplifier and transmitted to readout circuitry by way of the signal line. In one embodiment the charge amplifier utilizes an NMOS transistor to couple the photodiode charge in an inverted manner to the signal line while converting the charge to a voltage through a capacitor coupled between the signal line and photodiode (i.e., forming a feedback of the NMOS amplifier transistor).Type: GrantFiled: March 23, 2009Date of Patent: June 19, 2012Assignee: Tower Semiconductor Ltd.Inventors: Raz Reshef, Amos Fenigstein, Tomer Leitner
-
Patent number: 8089035Abstract: A CMOS image sensor in which each pixel includes a conventional pinned diode (photodiode), a Wide Dynamic Range (WDR) detection (e.g., a simplified time-to-saturation (TTS)) circuit, a correlated double sampling (CDS) circuit, and a single output chain that is shared by both the CDS and WDR circuits. The pinned diode is used in the conversion of photons into charge in each pixel. In one embodiment, light received by the photodiode is processed using a TTS operation during the CDS integration phase, and the resulting TTS output signal is used to determine whether the photodiode is saturated. When the photodiode is saturated, the TTS output signal is processed to determine the amount of light received by the photodiode. When the photodiode is not saturated, the amount of light received by the photodiode is determined using signals generated by the readout phase of the CDS operation.Type: GrantFiled: April 15, 2009Date of Patent: January 3, 2012Assignee: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Publication number: 20110013064Abstract: A CMOS image sensor uses a special exposure control circuit to independently adjust the photodiode exposure (integration) time for each pixel in a pixel array to obtain non-saturated photodiode charges for each pixel. Exposure time adjustment involves extrapolating a pixel's final photodiode charge using an intermediate photodiode charge measured after a predetermined portion of an exposure frame period. If the intermediate photodiode charge is, e.g., over 50% of the photodiode's full-well capacity after half of the exposure frame period, then saturation is likely and the photodiode is reset to integrate only during the remaining time. If not, then the photodiode integrates over the allotted exposure frame period. Data indicating the length of the exposure portion is stored as analog data on the memory node of each pixel, and readout of the final photodiode charge is performed using Correlated Double Sampling (CDS) techniques.Type: ApplicationFiled: July 15, 2010Publication date: January 20, 2011Applicant: Tower Semiconductor Ltd.Inventors: Assaf Lahav, Amos Fenigstein
-
Publication number: 20100237228Abstract: A CMOS image sensor in which each column of pixels is connected to a signal line that is coupled to a current source, and each pixel includes a charge amplifier having a common source configuration arranged such that a charge generated by its photodiode is amplified by the charge amplifier and transmitted to readout circuitry by way of the signal line. In one embodiment the charge amplifier utilizes an NMOS transistor to couple the photodiode charge in an inverted manner to the signal line while converting the charge to a voltage through a capacitor coupled between the signal line and photodiode (i.e., forming a feedback of the NMOS amplifier transistor).Type: ApplicationFiled: March 23, 2009Publication date: September 23, 2010Applicant: Tower Semiconductor Ltd.Inventors: Raz Reshef, Amos Fenigstein, Tomer Leitner
-
Patent number: 7754564Abstract: A capacitor for a single-poly floating gate device is fabricated on a semiconductor substrate along with low and high voltage transistors. Each transistor has a gate width greater than or equal to a minimum gate width of the associated process. A dielectric layer is formed over the substrate, and a patterned polysilicon structure is formed over the dielectric layer. The patterned polysilicon structure includes one or more narrow polysilicon lines, each having a width less than the minimum gate width. The LDD implants for low and high voltage transistors of the same conductivity type are allowed to enter the substrate, using the patterned polysilicon structure as a mask. A thermal drive-in cycle results in a continuous diffusion region that merges under the narrow polysilicon lines. Contacts formed adjacent to the narrow polysilicon lines and a metal-1 trace connected to the contacts may increase the resulting capacitance.Type: GrantFiled: March 12, 2008Date of Patent: July 13, 2010Assignee: Tower Semiconductor Ltd.Inventors: Amos Fenigstein, Zohar Kuritsky, Assaf Lahav, Ira Naot, Yakov Roizin