Patents by Inventor Andrea Martinelli
Andrea Martinelli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11651809Abstract: Methods, systems, and devices for activity-based data protection in a memory device are described. In one example, a memory device may include a set memory sections each having memory cells configured to be selectively coupled with access lines of the respective memory section. A method of operating the memory device may include determining a quantity of access operations performed on a set of sections of a memory device, selecting at least one of the sections for a voltage adjustment operation based on the determined quantity of access operations, and performing the voltage adjustment operation on the selected section. The voltage adjustment operation may include applying an equal voltage to opposite terminals of the memory cells, which may allow built-up charge, such as leakage charge accumulating from access operations of the selected memory section, to dissipate from the memory cells of the selected section.Type: GrantFiled: April 15, 2021Date of Patent: May 16, 2023Assignee: Micron Technology, Inc.Inventors: Corrado Villa, Andrea Martinelli
-
Publication number: 20230107935Abstract: This disclosure relates to digital video analysis. In one aspect, a method includes providing a user interface that enables a user of the computing system to select one or more seed video groups and one or more keywords, wherein each seed video group comprises one or more videos. The user interface is updated to provide candidate video groups selected based on the one or more seed video groups and the one or more keywords and, for each candidate video group, a first user interface control that enables the user to refine the set of candidate video groups to include video groups classified as being similar to the candidate video group. Data indicating user interaction with a given first user interface control for a first candidate video group is received. The user interface is updated to provide an updated set of candidate video groups.Type: ApplicationFiled: September 16, 2021Publication date: April 6, 2023Inventors: Andrea Martinelli, Masoud S. Loghmani, Roland Peter Kehl, Bernhard Rudolf Suter, Daniel Cotting, Dan Filimon
-
Publication number: 20230081938Abstract: This disclosure relates to digital video analysis. In one aspect, a method includes receiving data indicating one or more seed video groups that each include one or more seed videos. Data indicating one or more keywords is received. A set of candidate video groups that each include one or more candidate videos is identifier. For each candidate video group in the set of candidate video groups a co-interaction score and a topicality score are determined. A subset of the candidate videos groups is selected based on the co-interaction score and the topicality score of each candidate video group. Data indicating the subset of candidate video groups is provided for presentation.Type: ApplicationFiled: September 16, 2021Publication date: March 16, 2023Inventors: Andrea Martinelli, Masoud S. Loghmani, Roland Peter Kehl, Bernhard Rudolf Suter, Daniel Cotting, Dan Filimon
-
Publication number: 20230071663Abstract: Methods, systems, and devices for decoding architecture for memory tiles are described. Word line tiles of a memory array may each include multiple word line plates, which may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. A pillar tile may include one or more pillars that extend vertically between the word line plate fingers. Memory cells may each be couple with a respective word line plate finger and a respective pillar. Word line decoding circuitry, pillar decoding circuitry, or both, may be located beneath the memory array and in some cases may be shared between adjacent pillar tiles.Type: ApplicationFiled: September 13, 2022Publication date: March 9, 2023Inventors: Paolo Fantini, Andrea Martinelli, Claudio Nava
-
Publication number: 20220336015Abstract: Methods, systems, and devices for decoding architecture for memory tiles are described. Word line tiles of a memory array may each include multiple word line plates, which may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. A pillar tile may include one or more pillars that extend vertically between the word line plate fingers. Memory cells may each be couple with a respective word line plate finger and a respective pillar. Word line decoding circuitry, pillar decoding circuitry, or both, may be located beneath the memory array and in some cases may be shared between adjacent pillar tiles.Type: ApplicationFiled: April 15, 2021Publication date: October 20, 2022Inventors: Paolo Fantini, Andrea Martinelli, Claudio Nava
-
Patent number: 11475947Abstract: Methods, systems, and devices for decoding architecture for memory tiles are described. Word line tiles of a memory array may each include multiple word line plates, which may each include a sheet of conductive material that includes a first portion extending in a first direction within a plane along with multiple fingers extending in a second direction within the plane. A pillar tile may include one or more pillars that extend vertically between the word line plate fingers. Memory cells may each be couple with a respective word line plate finger and a respective pillar. Word line decoding circuitry, pillar decoding circuitry, or both, may be located beneath the memory array and in some cases may be shared between adjacent pillar tiles.Type: GrantFiled: April 15, 2021Date of Patent: October 18, 2022Assignee: Micron Technology, Inc.Inventors: Paolo Fantini, Andrea Martinelli, Claudio Nava
-
Publication number: 20220253237Abstract: Methods, systems, and devices related to balancing data are described. Data may be communicated using an original set of bits that may be partitioned into segments. Each of the original set of bits may have a first value or a second value, where a weight of the original set of bits may be based on a quantity of the set of bits that have the first value. If the weight of the original set of bits is outside of a target weight range, a different, encoded set of bits may be used to represent the data, the encoded set of bits having a weight within the target weight range. The encoded set of bits may be identified based an inversion of the original set of bits in a one-at-a-time and cumulative fashion. The encoded set of bits may be stored in place of the original set of bits.Type: ApplicationFiled: February 22, 2022Publication date: August 11, 2022Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Marco Sforzin, Paolo Amato
-
Publication number: 20220199137Abstract: Methods, systems, and devices for circuitry borrowing in memory arrays are described. In one example, a host device may transmit an access command associated with data for a first memory section to a memory device. The first memory section may be located between a second memory section and a third memory section. A first set of circuitry shared by the first memory section and the second memory section may be operated using drivers associated with the first memory section and drivers associated with the second memory section. A second set of circuitry shared by the first memory section and the third memory section may be operated using drivers associated with the first memory section and drivers associated with the third memory section. An access operation may be performed based on operating the first set of circuitry and the second set of circuitry.Type: ApplicationFiled: December 28, 2021Publication date: June 23, 2022Inventors: Andrea Martinelli, Francesco Mastroianni, Kiyoshi Nakai
-
Publication number: 20220129058Abstract: Methods, systems, and devices for architecture-based power management for a memory device are described. Aspects include operating a first memory bank within a memory device in a first mode and a second memory bank within the memory device in a second mode. The memory device may receive a power down command for the first memory bank while operating the first memory bank in the first mode and the second memory bank in the second mode and switch the first memory bank from the first mode to a first low power mode while maintaining the second memory bank in the second mode. The first low power mode corresponds to less power consumption by the first memory bank than the first mode. In some cases, switching the first memory bank from the first mode to the first low power mode includes deactivating circuitry dedicated to the first memory bank.Type: ApplicationFiled: January 11, 2022Publication date: April 28, 2022Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Graziano Mirichigni
-
Publication number: 20220122643Abstract: Methods, systems, and devices for input/output line sharing for memory subarrays are described. I/O lines may be shared across subarrays, which may correspond to separate memory tiles. The sharing of I/O lines may allow an I/O line to carry data from one subarray in response to access commands associated with one address range, and to carry data from another subarray in response to access commands associated with another address range. In some cases, sense amplifiers and other components may also be shared across subarrays, including across subarrays in different banks. The sharing of I/O lines may, in some cases, support activating only a subset of subarrays in a bank when accessing data stored in the bank, which may provide power savings.Type: ApplicationFiled: October 12, 2021Publication date: April 21, 2022Inventors: Christopher Vincent Antoine Laurent, Andrea Martinelli
-
Publication number: 20220100404Abstract: Methods, systems, and devices for circuit partitioning for a memory device are described. In one example, a memory device may include a set of memory tiles that each include a respective array of memory cells (e.g., in an array level or layer). Each of the memory tiles may include a respective circuit level or layer associated with circuitry configured to operate the respective array of memory cells. The memory device may also include circuitry for communicating data between the memory cells of the set of memory tiles and an input/output component. Aspects of the circuitry for communicating the data may be subdivided into repeatable blocks each configured to communicate one or more bits, and the repeatable blocks and other aspects of the circuitry for communicating the data is distributed across the circuit layer of two or more of the set of memory tiles.Type: ApplicationFiled: October 5, 2021Publication date: March 31, 2022Inventors: Andrea Martinelli, Christopher Vincent Antoine Laurent, Claudio Nava, Marco Defendi
-
Patent number: 11262937Abstract: Methods, systems, and devices related to balancing data are described. Data may be communicated using an original set of bits that may be partitioned into segments. Each of the original set of bits may have a first value or a second value, where a weight of the original set of bits may be based on a quantity of the set of bits that have the first value. If the weight of the original set of bits is outside of a target weight range, a different, encoded set of bits may be used to represent the data, the encoded set of bits having a weight within the target weight range. The encoded set of bits may be identified based an inversion of the original set of bits in a one-at-a-time and cumulative fashion. The encoded set of bits may be stored in place of the original set of bits.Type: GrantFiled: May 1, 2020Date of Patent: March 1, 2022Assignee: Micron Technology, Inc.Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Marco Sforzin, Paolo Amato
-
Patent number: 11243596Abstract: Methods, systems, and devices for architecture-based power management for a memory device are described. Aspects include operating a first memory bank within a memory device in a first mode and a second memory bank within the memory device in a second mode. The memory device may receive a power down command for the first memory bank while operating the first memory bank in the first mode and the second memory bank in the second mode and switch the first memory bank from the first mode to a first low power mode while maintaining the second memory bank in the second mode. The first low power mode corresponds to less power consumption by the first memory bank than the first mode. In some cases, switching the first memory bank from the first mode to the first low power mode includes deactivating circuitry dedicated to the first memory bank.Type: GrantFiled: August 26, 2019Date of Patent: February 8, 2022Assignee: Micron Technology, Inc.Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Graziano Mirichigni
-
Patent number: 11217291Abstract: Methods, systems, and devices for circuitry borrowing in memory arrays are described. In one example, a host device may transmit an access command associated with data for a first memory section to a memory device. The first memory section may be located between a second memory section and a third memory section. A first set of circuitry shared by the first memory section and the second memory section may be operated using drivers associated with the first memory section and drivers associated with the second memory section. A second set of circuitry shared by the first memory section and the third memory section may be operated using drivers associated with the first memory section and drivers associated with the third memory section. An access operation may be performed based on operating the first set of circuitry and the second set of circuitry.Type: GrantFiled: July 11, 2019Date of Patent: January 4, 2022Assignee: Micron Technology, Inc.Inventors: Andrea Martinelli, Francesco Mastroianni, Kiyoshi Nakai
-
Publication number: 20210342090Abstract: Methods, systems, and devices related to balancing data are described. Data may be communicated using an original set of bits that may be partitioned into segments. Each of the original set of bits may have a first value or a second value, where a weight of the original set of bits may be based on a quantity of the set of bits that have the first value. If the weight of the original set of bits is outside of a target weight range, a different, encoded set of bits may be used to represent the data, the encoded set of bits having a weight within the target weight range. The encoded set of bits may be identified based an inversion of the original set of bits in a one-at-a-time and cumulative fashion. The encoded set of bits may be stored in place of the original set of bits.Type: ApplicationFiled: May 1, 2020Publication date: November 4, 2021Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Marco Sforzin, Paolo Amato
-
Publication number: 20210335407Abstract: Methods, systems, and devices for activity-based data protection in a memory device are described. In one example, a memory device may include a set memory sections each having memory cells configured to be selectively coupled with access lines of the respective memory section. A method of operating the memory device may include determining a quantity of access operations performed on a set of sections of a memory device, selecting at least one of the sections for a voltage adjustment operation based on the determined quantity of access operations, and performing the voltage adjustment operation on the selected section. The voltage adjustment operation may include applying an equal voltage to opposite terminals of the memory cells, which may allow built-up charge, such as leakage charge accumulating from access operations of the selected memory section, to dissipate from the memory cells of the selected section.Type: ApplicationFiled: April 15, 2021Publication date: October 28, 2021Inventors: Corrado Villa, Andrea Martinelli
-
Patent number: 11152039Abstract: Methods, systems, and devices for input/output line sharing for memory subarrays are described. I/O lines may be shared across subarrays, which may correspond to separate memory tiles. The sharing of I/O lines may allow an I/O line to carry data from one subarray in response to access commands associated with one address range, and to carry data from another subarray in response to access commands associated with another address range. In some cases, sense amplifiers and other components may also be shared across subarrays, including across subarrays in different banks. The sharing of I/O lines may, in some cases, support activating only a subset of subarrays in a bank when accessing data stored in the bank, which may provide power savings.Type: GrantFiled: July 11, 2019Date of Patent: October 19, 2021Assignee: Micron Technology, Inc.Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli
-
Patent number: 11144228Abstract: Methods, systems, and devices for circuit partitioning for a memory device are described. In one example, a memory device may include a set of memory tiles that each include a respective array of memory cells (e.g., in an array level or layer). Each of the memory tiles may include a respective circuit level or layer associated with circuitry configured to operate the respective array of memory cells. The memory device may also include circuitry for communicating data between the memory cells of the set of memory tiles and an input/output component. Aspects of the circuitry for communicating the data may be subdivided into repeatable blocks each configured to communicate one or more bits, and the repeatable blocks and other aspects of the circuitry for communicating the data is distributed across the circuit layer of two or more of the set of memory tiles.Type: GrantFiled: July 11, 2019Date of Patent: October 12, 2021Assignee: Micron Technology, Inc.Inventors: Andrea Martinelli, Christophe Vincent Antoine Laurent, Claudio Nava, Marco Defendi
-
Patent number: 10991411Abstract: Methods, systems, and devices for activity-based data protection in a memory device are described. In one example, a memory device may include a set memory sections each having memory cells configured to be selectively coupled with access lines of the respective memory section. A method of operating the memory device may include determining a quantity of access operations performed on a set of sections of a memory device, selecting at least one of the sections for a voltage adjustment operation, such as an equalization operation or a dissipation operation, based on the determined quantity of access operations, and performing the voltage adjustment operation on the selected section. Selecting one of the memory sections for a voltage adjustment operation may also be based on a timer. Equalizing a bias may include biasing a plate line, which may be coupled to a ferroelectric capacitor of a memory cell, to a ground voltage or some non-zero voltage.Type: GrantFiled: August 17, 2018Date of Patent: April 27, 2021Assignee: Micron Technology, Inc.Inventors: Corrado Villa, Andrea Martinelli
-
Publication number: 20210064113Abstract: Methods, systems, and devices for architecture-based power management for a memory device are described. Aspects include operating a first memory bank within a memory device in a first mode and a second memory bank within the memory device in a second mode. The memory device may receive a power down command for the first memory bank while operating the first memory bank in the first mode and the second memory bank in the second mode and switch the first memory bank from the first mode to a first low power mode while maintaining the second memory bank in the second mode. The first low power mode corresponds to less power consumption by the first memory bank than the first mode. In some cases, switching the first memory bank from the first mode to the first low power mode includes deactivating circuitry dedicated to the first memory bank.Type: ApplicationFiled: August 26, 2019Publication date: March 4, 2021Inventors: Christophe Vincent Antoine Laurent, Andrea Martinelli, Graziano Mirichigni