Patents by Inventor Andrew Caldwell
Andrew Caldwell has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20180168882Abstract: The present disclosure relates to a process for making an absorbent core comprising a superabsorbent polymer material and an additional particle material.Type: ApplicationFiled: December 12, 2017Publication date: June 21, 2018Inventors: Walter van der Klugt, Peter Armstrong-Ostle, Stuart Andrew Caldwell
-
Patent number: 9954530Abstract: An integrated circuit (IC) that includes multiple clock domains is provided. Each clock domain operates at a user specified data rate, and the data rates of at least two of the clock domains are related by a common base clock. The specified data rate of each clock domain is controlled by a modulating signal. Each clock domain includes reconfigurable circuits that operate on the common base clock, and the modulating signal controls the data rate of the clock domain by modulating reconfiguration of the reconfigurable circuits. The reconfigurable circuits reconfigure when the modulating signal enables the reconfiguration.Type: GrantFiled: January 19, 2015Date of Patent: April 24, 2018Assignee: Altera CorporationInventors: Christopher D. Ebeling, Michael Glenn Wrighton, Andrew Caldwell, Kent Townley
-
Patent number: 9659124Abstract: Some embodiments provide a method of monitoring the implementation of a user design in a configurable integrated circuit (IC). The method receives a user design for an IC and optimizes the user design to produce a second IC design. The optimization results in the elimination of circuit element(s). The method defines the second IC design for the configurable IC and generates output data for the eliminated circuit element(s) to allow for monitoring the user design.Type: GrantFiled: November 26, 2014Date of Patent: May 23, 2017Assignee: Altera CorporationInventors: Brad Hutchings, Andrew Caldwell, Steven Teig
-
Publication number: 20170064772Abstract: Measures, including methods, systems and computer-readable storage mediums, for use in processing notifications relating to telecommunication sessions. A cluster of servers is operable to receive incoming notifications where each server can process any given notification and update a store holding records based on previous notifications. The cluster may include a timer function to allow records to be closed when no relevant notifications are received after a timeout interval.Type: ApplicationFiled: August 25, 2016Publication date: March 2, 2017Inventors: Matthew WILLIAMS, Andrew CALDWELL
-
Patent number: 9582634Abstract: A method of optimizing timing performance of an IC design is provided. The IC design is expressed as a graph that includes a plurality of paths. Each path includes a plurality of nodes that represent IC components including clocked elements and computational elements. The method optimizes the timing performance of the IC design by retiming a set of paths. The retiming includes skewing clock signals to a set of clocked elements by more than a clock period without changing the position of any clocked element relative to the position of the computational elements in the set of paths. The method performs simulation on the optimized IC design and provides the result of the simulation as a clock skew scheduling of the IC design instead of retiming of the IC design.Type: GrantFiled: December 24, 2014Date of Patent: February 28, 2017Assignee: Altera CorporationInventors: Steven Teig, Andrew Caldwell
-
Patent number: 9582635Abstract: A method of optimizing timing performance of an IC design is provided. The IC design is expressed as a graph that includes several nodes that represent IC components. The method identifies a path in the graph that starts from a timed source node and ends at a timed target node. The path has several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to a set of clocked elements without changing the position of any clocked element relative to the position of the computational elements in the path. The clock signal of at least one clocked element is skewed by more than a period of the clock signal. The method implements the IC design by using the optimized IC design.Type: GrantFiled: December 24, 2014Date of Patent: February 28, 2017Assignee: Altera CoroporationInventors: Steven Teig, Andrew Caldwell
-
Patent number: 9507900Abstract: Some embodiments of the invention provide a configurable integrated circuit (“IC”). The configurable IC includes a set of multiplexers that each has a set of input terminals, a set of output terminals, and a set of select terminals. The set of multiplexers includes a group of multiplexers, where at least one input terminal of each multiplexer in the group is a permanently inverting input terminal. During at least a set of cycles during the operation of the configurable IC, several multiplexers in the group of multiplexers are used to implement a particular function.Type: GrantFiled: April 7, 2014Date of Patent: November 29, 2016Assignee: Altera CorporationInventors: Andrew Caldwell, Herman Schmit, Steven Teig
-
Patent number: 9501606Abstract: A method of optimizing timing performance of an IC design is provided. The IC design is expressed as a graph that includes a plurality of nodes representing IC components. The method identifies several paths in the graph that each starts from a timed source node and ends to a timed target node. Each path includes several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to one or more clocked elements to satisfy a set of timing constraints. For each identified path, the method determines the ratio of signal travel time from the source node to the destination node to a maximum time allocated for the data signal to travel from the source node to the target node. When the IC design fails timing constraints, the path that has a maximum determined ratio as a cause for timing failure.Type: GrantFiled: December 24, 2014Date of Patent: November 22, 2016Assignee: Altera CorporationInventors: Steven Teig, Andrew Caldwell
-
Patent number: 9436794Abstract: A method of optimizing timing performance of an IC design expressed as a graph that includes several nodes representing IC components is provided. The method identifies several paths in the graph. Each path starts from a timed source node and ends to a timed target node. Each path includes several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to one or more clocked elements in a set of paths to satisfy timing constraints. The method identifies a path that includes a set of edge-triggered clocked elements and does not satisfy the set of timing constraints. The method replaces each edge-triggered clocked element in the identified path with a level-sensitive clocked element and optimizes the timing performance of the IC design by skewing clock signals one or more clocked element in the identified path.Type: GrantFiled: December 24, 2014Date of Patent: September 6, 2016Assignee: Altera CorporationInventors: Steven Teig, Andrew Caldwell
-
Publication number: 20160087635Abstract: Some embodiments provide a reconfigurable integrated circuit (“IC”). This IC has several reconfigurable circuits, each having several configurations for several configuration cycles. The reconfigurable circuits include several time-extending reconfigurable circuits. During the operation of the IC, each particular time-extending reconfigurable circuit maintains at least one of its configurations over at least two contiguous cycles, in order to allow a signal to propagate through a signal path, which contains the particular time-extending circuit, within a desired amount of time. Some embodiments provide a method of designing a reconfigurable IC that has several reconfigurable circuits, each having several configurations and operating in several reconfiguration cycles. The method identifies a signal path through the IC that does not meet a timing constraint. The signal path includes several circuits, one of which is a particular reconfigurable circuit.Type: ApplicationFiled: March 28, 2015Publication date: March 24, 2016Inventors: Andre Rohe, Steven Teig, Herman Schmit, Jason Redgrave, Andrew Caldwell
-
Patent number: 9257986Abstract: A novel method for designing an integrated circuit (“IC”) by rescaling an original set of circuits in a design of the IC is disclosed. The original set of circuits to be rescaled includes sequential nodes, combinational nodes, and interconnects. Each sequential node is associated with a phase of a clock. The method generates a rescaled set of circuits that includes multiple replica sets of the circuits. Each replica set of circuits includes sequential nodes, combinational nodes, and interconnects that are identical to nodes and interconnects in the original set of circuits. Each sequential node is associated with a phase of a clock that is at a fraction of the phase of its corresponding sequential element in the original set. The method connects nodes in each replica set of circuits to a logically equivalent node in another replica set. The method replaces the original set of circuits with the rescaled set of circuits.Type: GrantFiled: January 28, 2014Date of Patent: February 9, 2016Assignee: Altera CorporationInventors: Scott J. Weber, Christopher D. Ebeling, Andrew Caldwell, Steven Teig, Timothy J. Callahan, Hung Q. Nguyen, Shangzhi Sun, Shilpa V. Yeole
-
Patent number: 9247072Abstract: Measures for processing communication status messages in a telecommunications network which includes a plurality of signaling nodes responsible for processing signaling information in the telecommunications network and a charging node responsible for processing billing information in the telecommunications network. A communication status message is received from a signaling node in the plurality. The received communication status message includes first communication status information. Second communication status information is generated on the basis of at least the first communication status information. One or more communication status messages are transmitted to the charging node. The one or more transmitted communication status messages include the first communication status information and the second communication status information.Type: GrantFiled: April 30, 2014Date of Patent: January 26, 2016Assignee: METASWITCH NETWORKS LTDInventors: Andrew Caldwell, Michael Jeffrey Evans, Martin Taylor
-
Publication number: 20150324512Abstract: A method of optimizing timing performance of an IC design expressed as a graph that includes several nodes representing IC components is provided. The method identifies several paths in the graph. Each path starts from a timed source node and ends to a timed target node. Each path includes several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to one or more clocked elements in a set of paths to satisfy timing constraints. The method identifies a path that includes a set of edge-triggered clocked elements and does not satisfy the set of timing constraints. The method replaces each edge-triggered clocked element in the identified path with a level-sensitive clocked element and optimizes the timing performance of the IC design by skewing clock signals one or more clocked element in the identified path.Type: ApplicationFiled: December 24, 2014Publication date: November 12, 2015Inventors: Steven Teig, Andrew Caldwell
-
Publication number: 20150324513Abstract: A method of optimizing timing performance of an IC design is provided. The IC design is expressed as a graph that includes a plurality of nodes representing IC components. The method identifies several paths in the graph that each starts from a timed source node and ends to a timed target node. Each path includes several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to one or more clocked elements to satisfy a set of timing constraints. For each identified path, the method determines the ratio of signal travel time from the source node to the destination node to a maximum time allocated for the data signal to travel from the source node to the target node. When the IC design fails timing constraints, the path that has a maximum determined ratio as a cause for timing failure.Type: ApplicationFiled: December 24, 2014Publication date: November 12, 2015Inventors: Steven Teig, Andrew Caldwell
-
Publication number: 20150324514Abstract: A method of optimizing timing performance of an IC design is provided. The IC design is expressed as a graph that includes several nodes that represent IC components. The method identifies a path in the graph that starts from a timed source node and ends at a timed target node. The path has several clocked elements and several computational elements. The method optimizes the timing performance of the IC design by skewing clock signals to a set of clocked elements without changing the position of any clocked element relative to the position of the computational elements in the path. The clock signal of at least one clocked element is skewed by more than a period of the clock signal. The method implements the IC design by using the optimized IC design.Type: ApplicationFiled: December 24, 2014Publication date: November 12, 2015Inventors: Steven Teig, Andrew Caldwell
-
Patent number: 9183344Abstract: Some embodiments provide a method that identifies a first physical design solution for positioning several configurable operations on several reconfigurable circuits of an integrated circuit (IC). The method identifies a second physical design solution for positioning the configurable operations on the configurable circuits. One of the identified physical design solutions has one reconfigurable circuit perform a particular configurable operation in at least two reconfiguration cycles while the other identified solution does not have one reconfigurable circuit perform the particular configurable operation in two reconfiguration cycles. The method costs the first and second physical design solutions. The method selects one of the two physical design solutions based on the costs.Type: GrantFiled: April 25, 2014Date of Patent: November 10, 2015Assignee: Altera CorporationInventors: Steven Teig, Andrew Caldwell
-
Patent number: 9154134Abstract: Some embodiments provide a configurable integrated circuit (IC) having a routing fabric that includes configurable storage element in its routing fabric. In some embodiments, the configurable storage element includes a parallel distributed path for configurably providing a pair of transparent storage elements. The pair of configurable storage elements can configurably act either as non-transparent (i.e., clocked) storage elements or transparent configurable storage elements. In some embodiments, the configurable storage element in the routing fabric performs both routing and storage operations by a parallel distributed path that includes a clocked storage element and a bypass connection. In some embodiments, the configurable storage element perform both routing and storage operations by a pair of master-slave latches but without a bypass connection.Type: GrantFiled: May 19, 2014Date of Patent: October 6, 2015Assignee: Altera CorporationInventors: Martin Voogel, Steven Teig, Thomas S. Chanack, Andrew Caldwell, Jung Ko, Trevis Chandler
-
Patent number: 9148151Abstract: A low power sub-cycle reconfigurable conduit is provided. The low power reconfigurable conduit is a clocked storage element that consumes less power when performing low-throughput operations that do not require sub-cycle rate. The low power conduit includes a first configurable routing multiplexer that is reconfigurable to select one of several inputs at a first clock rate. The low power conduit also includes an array of storage elements for storing output data from the configurable routing multiplexer at the first clock rate. Each storage element in the array of storage elements operate at a second clock rate that is slower than the first clock rate. Each storage element receives a different phase of a clock that operates at the second clock rate. The low power conduit also includes a second configurable routing multiplexer that is reconfigurable to select from the array of storage elements at the first clock rate.Type: GrantFiled: July 13, 2012Date of Patent: September 29, 2015Assignee: Altera CorporationInventors: Steven Teig, Christopher D. Ebeling, Martin Voogel, Andrew Caldwell
-
Publication number: 20150215152Abstract: Measures for providing timer services in a network including a cluster of nodes responsible for providing timer services to clients. At a given node in the cluster, a request to provide a timer is received from a client. Configuration of a primary replica of the requested timer on a first node in the cluster to pop after a first time has elapsed is initiated. A first timer replication message is transmitted to a second node in the cluster, the first timer replication message indicating that the second node should configure a first backup replica of the requested timer. A second timer replication message is transmitted to a third node in the cluster, the second timer replication message indicating that the third node should configure a second backup replica of the requested timer. Popping of the primary, first backup or second backup timer replicas includes initiating callback of a given client.Type: ApplicationFiled: January 23, 2015Publication date: July 30, 2015Inventors: Andrew CALDWELL, Matthew WILLIAMS, Michael Jeffrey EVANS
-
Publication number: 20150200671Abstract: An integrated circuit (IC) that includes multiple clock domains is provided. Each clock domain operates at a user specified data rate, and the data rates of at least two of the clock domains are related by a common base clock. The specified data rate of each clock domain is controlled by a modulating signal. Each clock domain includes reconfigurable circuits that operate on the common base clock, and the modulating signal controls the data rate of the clock domain by modulating reconfiguration of the reconfigurable circuits. The reconfigurable circuits reconfigure when the modulating signal enables the reconfiguration.Type: ApplicationFiled: January 19, 2015Publication date: July 16, 2015Inventors: Christopher D. Ebeling, Michael Glenn Wrighton, Andrew Caldwell, Kent Townley