Patents by Inventor Aniruddha A
Aniruddha A has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240127468Abstract: Various of the disclosed embodiments contemplate systems and methods for assessing structural complexity within an intra-surgical environment. For example, in some embodiments, surface characteristics from three-dimensional models of a patient interior, such as a colon, bronchial tube, esophagus, etc. may be used to infer the surface's level of complexity. Once determined, complexity may inform a number of downstream operations, such as assisting surgical operators to identify complex regions requiring more thorough review, the automated recognition of healthy or unhealthy tissue states, etc. While some embodiments apply to generally cylindrical internal structures, such as a colon or branching pulmonary pathways, etc., other embodiments may be used within other structures, such as inflated laparoscopic regions between organs, joints, etc. Various embodiments also consider graphical and feedback indicia for representing the complexity assessments.Type: ApplicationFiled: October 9, 2023Publication date: April 18, 2024Inventors: Erez Posner, Moshe Bouhnik, Daniel Dobkin, Netanel Frank, Liron Leist, Emmanuelle Muhlethaler, Roee Shibolet, Aniruddha Tamhane, Adi Zholkover
-
Publication number: 20240126977Abstract: A method and a system for classifying one or more hyperlinks in a document are provided. The method includes identifying the one or more hyperlinks in the document based on an analysis of text strings of the document. The method further includes analyzing surrounding text strings around each of the one or more hyperlinks and classifying, based on the analysis of the surrounding text strings around each of the one or more hyperlinks, the one or more hyperlinks into at least one category among a plurality of predetermined categories.Type: ApplicationFiled: December 7, 2023Publication date: April 18, 2024Inventors: Krishnaditya KRISHNADITYA, Rohini NOOKALA, Pinaki BHASKAR, Aniruddha BALA, Ankit SHARMA, Vikram MUPPARTHI
-
Publication number: 20240116355Abstract: A vehicle (8) comprising a vehicle body (81), a ground-engaging wheel (7), a suspension arm (1) by means of which the wheel (7) is mounted on the vehicle body (81), an electric motor/generator (2) with a mechanical driveline by means of which the motor/generator (2) is connected to the wheel (7) such that rotation of the wheel (7) about a wheel axis (B) may be driven by the motor (2) or rotation of the wheel may drive the generator (2), wherein the motor/generator (2) is mounted on the suspension arm (1).Type: ApplicationFiled: December 22, 2021Publication date: April 11, 2024Applicant: FR8 Technology LimitedInventors: Thomas Hughes, Aniruddha Shrikant Kabra
-
Publication number: 20240120882Abstract: In an example, a system includes an oscillator circuit on a chip. The oscillator circuit includes a charging current generator including a current mirror, an amplifier, and an on-chip resistor, where the on-chip resistor is coupled to a pin on the chip. The oscillator circuit also includes oscillator circuitry coupled to the charging current generator, where the oscillator circuitry includes a comparator, a phase generator, a first capacitor coupled to a first resistor, and a second capacitor coupled to a second resistor. The system also includes an external resistor coupled to the pin, where the external resistor is external to the chip. The system includes an external capacitor coupled to the pin, where the external capacitor is external to the chip.Type: ApplicationFiled: December 18, 2023Publication date: April 11, 2024Inventors: Nitin AGARWAL, Aniruddha ROY, Preetham NARAYANA REDDY
-
Publication number: 20240120205Abstract: A method for performing an etch process on a substrate includes applying a bias signal and a source signal to an electrode of a plasma processing system. The bias signal and the source signal are pulsed RF signals that together define a repeated pulsed RF cycle, wherein each pulsed RF cycle sequentially includes a first state, a second state, a third state, and a fourth state. The power level of the bias signal in the first state is greater than in the third state, which is greater than in the second state, which is greater than in the fourth state. The power level of the source signal in the first state is greater than in the third state, which is greater than in the second state, which is greater than in the fourth state.Type: ApplicationFiled: June 16, 2022Publication date: April 11, 2024Inventors: Aniruddha Joi, Nikhil Dole, Merrett Wong, Eric Hudson, Jay Sheth
-
Publication number: 20240120209Abstract: A method for etching a stack is described. The method includes etching a first nitrogen-containing layer of the stack by applying a non-metal gas and discontinuing the application of the non-metal gas upon determining that a first oxide layer is reached. The first oxide layer is under the first nitrogen-containing layer. The method further includes etching the first oxide layer by applying a metal-containing gas. The application of the metal-containing gas is discontinued upon determining that a second nitrogen-containing layer will be reached. The second nitrogen-containing layer is situated under the first oxide layer. The method includes etching the second nitrogen-containing layer by applying the non-metal gas.Type: ApplicationFiled: December 22, 2021Publication date: April 11, 2024Inventors: Nikhil Dole, Takumi Yanagawa, Eric A. Hudson, Merrett Wong, Aniruddha Joi
-
Publication number: 20240121240Abstract: Computing platforms, methods, and storage media for providing multi-channel authentication are disclosed. Exemplary implementations may: receive, from a plurality of system access channels, authentication data related to a plurality of data transfers and to a plurality of users; consolidate the authentication data from the plurality of access channels to generate a set of consolidated authentication data; and generate a user interface, based on the set of consolidated authentication data, to enable execution of a centrally-provided authentication function at a selected system access channel for a selected user initiating a data transfer. An authentication hub according to an implementation may provide a common authentication experience and improved authentication for the plurality of access channels, which may include a telephone contact center, an in-person or branch location, and online services such as web-based or app-based.Type: ApplicationFiled: October 5, 2022Publication date: April 11, 2024Inventors: Jacquelyn LIDDY, Robert Dean ALLEN, Joel David HAMMOND, Vamshidhar PONNAMANENI, Ryan James TEVLIN, Sara Sabrina Albuen SANTOS, Richard JONES, Bijoy NAICK, Blerina HOXHA, Merad KESTAY, Catharine Eugenie BOUCHARD, Aniruddha Prakash KUNDLEY, Meredith Katharine Carter GREENFIELD
-
Patent number: 11949417Abstract: Trimming components within an oscillator comprising: a trim-capable current source, wherein the trim-capable current source comprises a trimmable resistor and a trimmable current component, a comparator comprising a first input terminal that couples to the trim-capable current source and the second input terminal that couples to a reference voltage source, a switch coupled to the first input terminal and the trim-capable current source, and a trim-capable capacitor coupled to the switch, wherein the switch is coupled between the trim-capable capacitor and the trim-capable current source.Type: GrantFiled: June 10, 2022Date of Patent: April 2, 2024Assignee: TEXAS INSTRUMENTS INCORPORATEDInventors: Aniruddha Roy, Nitin Agarwal, Rajavelu Thinakaran
-
Patent number: 11944526Abstract: An absorbent core, for use in an absorbent article, including a core wrap enclosing an absorbent material and including superabsorbent polymer particles. The core wrap includes a top side and a bottom side, and the absorbent core includes one or more area(s) substantially free of absorbent material through which the top side of the core wrap is attached to the bottom side of the core wrap, so that when the absorbent material swells the core wrap forms one or more channel(s) along the area(s) substantially free of absorbent material. The superabsorbent polymer particles have a time to reach an uptake of 20 g/g (T20) of less than 240 s as measured according to the K(t) test method.Type: GrantFiled: September 23, 2021Date of Patent: April 2, 2024Assignee: The Procter & Gamble CompanyInventors: Andrea Andrew Peri, Aniruddha Chatterjee, Peter Dziezok, Bruno Johannes Ehrnsperger, Juliane Kamphus, Marion Lutsche
-
Patent number: 11945076Abstract: An article (100) has a polyester film backing (110) and a primer layer (120) including a carboxylated styrene butadiene copolymer crosslinked with a polyfunctional aziridine disposed on a major surface of the polyester film backing (110). Another article includes a polyester backing (110), a primer layer (120) including a carboxylated styrene butadiene copolymer crosslinked with a polyfunctional aziridine disposed on a major surface of the polyester backing (110), and a phenolic layer (140) disposed on the primer layer (120) on a surface opposite the polyester backing (110). The phenolic layer (120) can include abrasive particles (160). Processes for making the articles are also described, as well as methods for abrading a workpiece and improving adhesion between a polyester film backing (110) and a phenolic layer (120) on the polyester backing (110).Type: GrantFiled: July 23, 2019Date of Patent: April 2, 2024Assignee: 3M Innovative Properties CompanyInventors: Amelia W. Koenig, Liming Song, Stephen M. Sanocki, Yu Yang, Yaohua Gao, Aniruddha A. Upadhye, Morgan A. Priolo, Saurabh Batra, Angela S. McLean
-
Publication number: 20240102166Abstract: A wafer carrier includes a base including a generally planar bottom surface and a top surface that includes a plurality of platforms extending above the top surface. The wafer carrier includes a thermal cover defining a plurality of pockets. The thermal cover is configured to be coupled to the base by at least one fastener and the plurality of pockets are arranged such that each pocket of the plurality of pockets is aligned with a corresponding platform of the plurality of the platforms when the thermal cover is supported by a plurality of first pedestals that extend from the top surface of the base. A plurality of second pedestals are located along the plurality of platforms for supporting the one or more wafers, wherein each platform includes at least one second pedestal that extends from a top surface of the platform for supporting one wafer.Type: ApplicationFiled: August 4, 2023Publication date: March 28, 2024Applicant: Veeco Instruments Inc.Inventors: Aniruddha Bagchi, Sandeep Krishnan, Eric Armour, Michael Chansky, Yuliy Rashkovsky, Andrew Hanser, Matthew Van Doren, William Wangard, III
-
Publication number: 20240096120Abstract: A computer-implemented system and method relate to certified defense against adversarial patch attacks. A set of one-mask images is generated using a first mask at a set of predetermined regions of a source image. The source image is obtained from a sensor. A set of one-mask predictions is generated, via a machine learning system, based on the set of one-mask images. A first one-mask image is extracted from the set of one-mask images. The first one-mask image is associated with a first one-mask prediction that is identified as a minority amongst the set of one-mask predictions. A set of two-mask images is generated by masking the first one-mask image using a set of second masks. The set of second masks include at least a first submask and a second submask in which a dimension of the first submask is less than a dimension of the first mask. A set of two-mask predictions is generated based on the set of two-mask images.Type: ApplicationFiled: September 21, 2022Publication date: March 21, 2024Inventors: Shuhua Yu, Aniruddha Saha, Chaithanya Kumar Mummadi, Wan-Yi Lin
-
Publication number: 20240095891Abstract: A system and method include dividing a source image into a plurality of source regions, which are portions of the source image that correspond to a plurality of grid regions. A mask is used to create a first masked region that masks a first source region and a first unmasked region that comprises a second source region. A first inpainted region is generated by inpainting the first masked region based on the second source region. Similarity data is generated based on a similarity assessment. A protected image is generated that includes at least (i) the first masked region at a first grid region when the similarity data indicates that the first source region is not similar to the first inpainted region and (ii) the first inpainted region at the first grid region when the similarity data indicates that the first source region is similar to the first inpainted region.Type: ApplicationFiled: September 20, 2022Publication date: March 21, 2024Inventors: Aniruddha Saha, Chaithanya Kumar Mummadi, Wan-Yi Lin, Filipe Condessa
-
Patent number: 11919239Abstract: Methods, systems, and robots for multi-layer prepreg composite sheet layup. The robotic system may include a memory for storing a dataset including start and end point pairs of a mold of a 3D part that defines a layup sequence, a first robot or a first robot arm that is configured to conform a prepreg layer or sheet onto the mold of the 3D part, and a second robot or a second robot arm that is configured to hold or grasp the prepreg layer or sheet above the mold of the 3D part and stretch or relax the prepreg layer or sheet when the first robot or the first robot arm conforms the prepreg layer or sheet onto the mold. The robotic system may also include one or more processors connected to the first robot or the first robot arm and the second robot or the second robot arm.Type: GrantFiled: March 31, 2023Date of Patent: March 5, 2024Assignee: UNIVERSITY OF SOUTHERN CALIFORNIAInventors: Rishi Malhan, Timotei Centea, Satyandra Gupta, Ariyan Kabir, Brual Shah, Aniruddha Shembekar
-
Patent number: 11922174Abstract: An information handling system includes a Unified Extensible Firmware Interface (UEFI) and a management controller. The management controller establishes a communication channel with the UEFI, and provides a memory path associated with a driver associated with an operation to be performed in the UEFI. Based on the memory path, the UEFI receives the requested driver from a memory associated with the UEFI, and loads the requested driver. The UEFI executes the loaded requested driver, and provides an execution status for executed driver to the management controller.Type: GrantFiled: April 8, 2022Date of Patent: March 5, 2024Assignee: Dell Products L.P.Inventors: William C Edwards, III, Aniruddha Suresh Herekar
-
Publication number: 20240069315Abstract: The disclosure herein describes a compact portable multimodal microscopy apparatus comprising an optical microscopy unit including one or more microscopy modules, wherein each microscopy module comprises an optical lens assembly with eight to sixteen lens elements having a total magnification in a range of 10× to 2000×; a protective layer disposed on the optical microscopy unit to protect the optical microscopy unit from physical and chemical damages; a sample holding unit disposed on the protective layer, wherein the sample holding unit includes at least one compartment to hold a sample to be imaged by the one or more microscopy modules; a first light source unit mounted on the optical microscopy unit; and a second light source unit mounted inside the optical microscopy unit adjacent to the one or more microscopy modules.Type: ApplicationFiled: January 5, 2022Publication date: February 29, 2024Inventors: Jayeshkumar Sevantilal MEVADA, Aniruddha Bhalchandra PANDIT
-
Publication number: 20240070900Abstract: A fully automated and reliable picking of a diverse range of unseen objects in clutter is a challenging problem. The present disclosure provides an optimum grasp pose selection to pick an object from a bin. Initially, the system receives an input image pertaining to a surface. Further, a plurality of sampled grasp poses are generated in a random configuration. Further, a depth difference value is computed for each of a plurality of pixels corresponding to each of the plurality of sampled grasp poses. Further, a binary map is generated for each of the plurality of sampled grasp poses and a plurality of subregions are obtained. Further, a plurality of feasible grasp poses are selected based on the plurality of subregions and a plurality of conditions. Further, the plurality of feasible grasp poses are refined and an optimum grasp pose is obtained based on a Grasp Quality Score (GQS).Type: ApplicationFiled: August 17, 2023Publication date: February 29, 2024Applicant: Tata Consultancy Services LimitedInventors: Vipul Ashok SANAP, Aniruddha SINGHAL, Laxmidhar BEHERA, Rajesh SINHA
-
Publication number: 20240070838Abstract: Methods, systems, and apparatus, including computer programs encoded on computer-storage media, for detection of defects in additive manufacturing. In some implementations, a method includes obtaining an image representing a volume of molten material; extracting one or more features from the image; providing the one or more features to a trained machine learning model; obtaining output from the trained machine learning model; and determining, using the output, a defect in a part.Type: ApplicationFiled: August 31, 2023Publication date: February 29, 2024Inventors: Ziyad Smoqi, Prahalada Rao, Benjamin Bevans, Aniruddha Gaikwad
-
Publication number: 20240063816Abstract: A circuit with an interface, a transmit data register coupled to the interface, a storage device coupled to the transmit data register and including a plurality of storage locations, each storage location adapted to store a data unit, and a serial register coupled between the storage device and an output. The circuit also includes a CRC generation circuit having an input coupled between an output of the transmit data register and the storage device. The CRC generation circuit includes a first CRC generation block for providing a CRC in response to an X-bit data unit and an X-bit polynomial and a second CRC generation block with a collective X-bit input for providing a CRC in response to an X-bit data unit and a 2X-bit polynomial in a single clock cycle and a 2X-bit data unit and a 2X-bit polynomial in two clock cycles.Type: ApplicationFiled: November 2, 2023Publication date: February 22, 2024Inventors: Robin Osa Hoel, Anand Kumar G, Dhivya Ravichandran, Aniruddha Periyapatna Nagendra
-
Publication number: 20240056092Abstract: A method is provided. In some examples, the method includes receiving, at a sequencer circuit of an analog-to-digital converter (ADC), a first request to perform a first conversion. In addition, the method includes determining, by the sequencer circuit, that the ADC is not busy. The method further includes responsive to determining that the ADC is not busy, and by the sequencer circuit, causing the ADC to perform the first conversion. The method also includes receiving, at the sequencer circuit, a second request to perform a second conversion. The method includes determining, by the sequencer circuit, that the ADC is busy and, responsive to determining that the ADC is busy, and by the sequencer circuit, waiting to cause the ADC to perform the second conversion.Type: ApplicationFiled: October 16, 2023Publication date: February 15, 2024Inventors: Anand Kumar G, Srinivasa BS Chakravarthy, Aniruddha Periyapatna Nagendra