Patents by Inventor Asher Berkovitz
Asher Berkovitz has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10746795Abstract: There is provided an integrated circuit comprising at least one logic path, comprising a plurality of sequential logic elements operably coupled into a scan chain to form at least one scan chain under test, at least one IR drop sensor operably coupled to the integrated circuit power supply, operable to output a first logic state when a sensed supply voltage is below a first predefined value and to output a second logic state when the sensed supply voltage is above the first predefined value, at least one memory buffer operably coupled to a scan test data load-in input and a scan test data output of the at least one scan chain under test, and control logic operable to gate logic activity including the scan shift operation inside the integrated circuit for a single cycle when the at least one IR drop sensor outputs the first logic state and to allow normal scan test flow when the at least one IR drop sensor outputs the second logic state.Type: GrantFiled: October 30, 2012Date of Patent: August 18, 2020Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 10102329Abstract: A method and apparatus of validating a test pattern for at-speed testing of at least one integrated circuit, IC, design. The method comprises calculating at least one weighted rise activity, WRA, value for at least one region of the IC design based at least partly on rising gate transitions within the at least one region of the IC design when the test pattern is applied thereto, calculating at least one weighted fall activity, WFA, value for the at least one region of the IC design based at least partly on fall gate transitions within the at least one region of the IC design when the test pattern is applied thereto, and validating the test pattern based at least partly on the WRA value and the WFA value.Type: GrantFiled: December 13, 2013Date of Patent: October 16, 2018Assignee: NXP USA, INC.Inventors: Yoav Miller, Asher Berkovitz, Sergey Sofer
-
Patent number: 9977849Abstract: A method and apparatus for calculating delay timing values for at least a part of an integrated circuit design. The method comprises applying a first Negative/Positive Bias Temperature Instability compensation margin to delay values for elements within the at least part of the IC design, identifying at least one lower-rate switching element within the at least part of the IC design, and applying at least one further, increased N/PBTI compensation margin to the delay value(s) for the at least one identified lower-rate switching element.Type: GrantFiled: January 9, 2013Date of Patent: May 22, 2018Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9903916Abstract: A method generates scan patterns for testing an electronic device called DUT having a scan path. A scan tester is arranged for executing a scan shift mode and a capture mode. A scan test interface has a clock control unit for stretching a shift cycle of the scan clock in dependence of a scan clock pattern. The method determines at least one power shift cycle which is expected to cause a voltage drop of a supply voltage exceeding a predetermined threshold during respective shift cycles of the scan shift mode, and generates, in addition to the scan pattern, a scan clock pattern indicative of stretching the power shift cycle. Advantageously, a relatively high scan shift frequency may be used while avoiding detrimental effects of said voltage drop by extending the respective power shift cycle, whereby test time and yield loss are reduced.Type: GrantFiled: September 27, 2012Date of Patent: February 27, 2018Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9836567Abstract: A method and device for simulating a semiconductor IC is provided, which comprises generating a high level description of the IC, generating a low level description of the IC comprising a plurality of instances describing the operation of the IC, conducting a low level function analysis of the IC based on metrics values associated with the instances, and performing a design optimization scheme. The scheme comprises mapping the metric values of instances describing functional units different from standard cells, to standard cells logically connected to said instances, by dividing each of the instance metrics values between a group of standard cells logically connected to the corresponding instance and adding each resulting portion of said instance metric value to the metric value of each of the group of standard cells, respectively.Type: GrantFiled: September 14, 2012Date of Patent: December 5, 2017Assignee: NXP USA, Inc.Inventors: Asher Berkovitz, Uzi Magini, Michael Priel
-
Patent number: 9792399Abstract: An integrated circuit hierarchical design tool apparatus comprises a processor arranged to support a block coupling reconfiguration unit. The block coupling reconfiguration unit is capable of receiving block layout data comprising block placement, terminal location data and intra-block connectivity data. The block coupling reconfiguration unit is arranged to identify from the block layout data a block placement level block having a terminal respectively coupled to a plurality of other block placement level blocks by a plurality of nets, and to provide the block with an additional terminal capable of providing the same function as the terminal. The block coupling reconfiguration unit is also arranged to replace a net of the plurality of nets that is coupled to the terminal with a replacement net coupled to the additional terminal.Type: GrantFiled: January 7, 2013Date of Patent: October 17, 2017Assignee: NXP USA, Inc.Inventors: Asher Berkovitz, Inbar Ben-Porat, Yossy Neeman
-
Patent number: 9709629Abstract: The invention provides a method for launch-off-shift at-speed scan testing for at least two scan chains of an integrated circuit comprises iteratively shifting set values for functional elements of a first one of the scan chains clocked with a shift clock, iteratively shifting set values for functional elements of a second one of the scan chains clocked with the shift clock, launching an at-speed scan test clocked with a functional clock for the first one of the scan chains at a last shift cycle of the first one of the scan chains, delaying the last shift cycle for the second one of the scan chains for a predetermined time span, launching an at-speed scan test clocked with a functional clock for the second one of the scan chains at the last shift cycle of the second one of the scan chains, capturing the sample values of the functional elements of the first and second scan chains after the last shift cycle of the scan chains.Type: GrantFiled: January 8, 2013Date of Patent: July 18, 2017Assignee: NXP USA, Inc.Inventors: Sergey Sofer, Asher Berkovitz, Michael Priel
-
Patent number: 9652572Abstract: A method of performing logic synthesis of at least a part of an integrated circuit design. The method comprises identifying a first and at least one further module within the IC design that are mutually exclusive, selecting at least one register element within the first identified module and at least one register element within the at least one further identified module to be shared, and merging the first and at least one further mutually exclusive modules such that at least one common register element is shared between the first and at least one further mutually exclusive modules for the register elements selected to be shared.Type: GrantFiled: January 8, 2013Date of Patent: May 16, 2017Assignee: NXP USA, Inc.Inventors: Michael Priel, Eliya Babitsky, Asher Berkovitz, Vladimir Nusimovich
-
Patent number: 9607117Abstract: A method of calculating at least one delay timing value for at least one setup timing stage within an integrated circuit design includes applying Negative/Positive Bias Temperature Instability (N/PBTI) compensation margins to delay values for elements within the at least one setup timing stage, and calculating the at least one delay timing value for the at least one setup timing stage based at least partly on the N/PBTI compensation margins applied to the delay values. The method further includes identifying at least partially equivalent elements within the parallel timing paths of the at least one setup timing stage, and applying reduced N/PBTI compensation margins to delay values for the identified at least partially equivalent elements within parallel timing paths of the at least one setup timing stage.Type: GrantFiled: January 8, 2013Date of Patent: March 28, 2017Assignee: NXP USA, Inc.Inventors: Asher Berkovitz, Michael Priel, Sergey Sofer
-
Patent number: 9542523Abstract: A method and apparatus for selecting data path elements for cloning within an integrated circuit (IC) design is described. The method comprises performing timing analysis of at least one data path within the IC design to determine at least one timing slack value for the at least one data path, calculating at least one annotated delay value for cloning a candidate element within the at least one data path, calculating at least one modified slack value for the at least one data path in accordance with the at least one calculated annotated delay value, and validating the cloning of the candidate element based at least partly on the at least one modified slack value.Type: GrantFiled: September 14, 2012Date of Patent: January 10, 2017Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Michael Priel, Asher Berkovitz, Slavaf Fleshel, Amir Grinshpon, Dan Kuzmin, Yoav Miller
-
Publication number: 20160377676Abstract: An integrated circuit includes overlapping scan domains, wherein at least one scan domain of the integrated circuit includes some, but not all, of the synchronous logic elements, logic gates, and signal paths of a different scan domain. Each scan domain includes a scan wrapper to receive test patterns generated to test the logic mix for that domain. The test patterns are propagated through the logic mix of the scan domain to generate corresponding output patterns, which are compared to expected results for that scan domain. By overlapping the scan domains, test coverage of the integrated circuit can be increased without substantially increasing testing time. The test patterns applied to the integrated circuit can be pruned to remove duplicate patterns generated for overlapping scan domains.Type: ApplicationFiled: June 23, 2015Publication date: December 29, 2016Inventors: Roy Menahem Shor, Asher Berkovitz, Shlomi Sde-Paz
-
Publication number: 20160314240Abstract: A method and apparatus of validating a test pattern for at-speed testing of at least one integrated circuit, IC, design. The method comprises calculating at least one weighted rise activity, WRA, value for at least one region of the IC design based at least partly on rising gate transitions within the at least one region of the IC design when the test pattern is applied thereto, calculating at least one weighted fall activity, WFA, value for the at least one region of the IC design based at least partly on fall gate transitions within the at least one region of the IC design when the test pattern is applied thereto, and validating the test pattern based at least partly on the WRA value and the WFA value.Type: ApplicationFiled: December 13, 2013Publication date: October 27, 2016Inventors: YOAV MILLER, ASHER BERKOVITZ, SERGEY SOFER
-
Patent number: 9235673Abstract: An apparatus for and a method of making a hierarchical integrated circuit design of an integrated circuit design, a computer program product and a non-transitory tangible computer readable storage medium are provided. The apparatus comprises an input for receiving an hierarchical integrated circuit design, a selector for selecting a candidate output pin, a cloner for adapting the hierarchical integrated circuit design, a re-connector for adapting the hierarchical integrated circuit design, and an output for outputting the adapted hierarchical circuit design. Optionally, the apparatus comprises a timing improver. The apparatus selects a candidate output pin of an IP block that is a node on at least two timing paths that have contradictory timing violations. The candidate output pin is cloned and at least one of the timings paths is connected to the cloned output pin for one of the instances of the IP block.Type: GrantFiled: May 28, 2014Date of Patent: January 12, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Amir Grinshpon, Osnat Arad, Asher Berkovitz
-
Publication number: 20150347655Abstract: An apparatus for and a method of making a hierarchical integrated circuit design of an integrated circuit design, a computer program product and a non-transitory tangible computer readable storage medium are provided. The apparatus comprises an input for receiving an hierarchical integrated circuit design, a selector for selecting a candidate output pin, a cloner for adapting the hierarchical integrated circuit design, a re-connector for adapting the hierarchical integrated circuit design, and an output for outputting the adapted hierarchical circuit design. Optionally, the apparatus comprises a timing improver. The apparatus selects a candidate output pin of an IP block that is a node on at least two timing paths that have contradictory timing violations. The candidate output pin is cloned and at least one of the timings paths is connected to the cloned output pin for one of the instances of the IP block.Type: ApplicationFiled: May 28, 2014Publication date: December 3, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: AMIR GRINSHPON, OSNAT ARAD, ASHER BERKOVITZ
-
Publication number: 20150347653Abstract: A method and apparatus for calculating delay timing values for at least a part of an integrated circuit design. The method comprises applying a first Negative/Positive Bias Temperature Instability compensation margin to delay values for elements within the at least part of the IC design, identifying at least one lower-rate switching element within the at least part of the IC design, and applying at least one further, increased N/PBTI compensation margin to the delay value(s) for the at least one identified lower-rate switching element.Type: ApplicationFiled: January 9, 2013Publication date: December 3, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Sergey SOFER, Asher BERKOVITZ, Michael PRIEL
-
Publication number: 20150339413Abstract: A method of performing logic synthesis of at least a part of an integrated circuit design. The method comprises identifying a first and at least one further module within the IC design that are mutually exclusive, selecting at least one register element within the first identified module and at least one register element within the at least one further identified module to be shared, and merging the first and at least one further mutually exclusive modules such that at least one common register element is shared between the first and at least one further mutually exclusive modules for the register elements selected to be shared.Type: ApplicationFiled: January 8, 2013Publication date: November 26, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: MICHAEL PRIEL, ELIYA BABITSKY, ASHER BERKOVITZ, VLADIMIR NUSIMOVICH
-
Publication number: 20150338460Abstract: The invention provides a method for launch-off-shift at-speed scan testing for at least two scan chains of an integrated circuit comprises iteratively shifting set values for functional elements of a first one of the scan chains clocked with a shift clock, iteratively shifting set values for functional elements of a second one of the scan chains clocked with the shift clock, launching an at-speed scan test clocked with a functional clock for the first one of the scan chains at a last shift cycle of the first one of the scan chains, delaying the last shift cycle for the second one of the scan chains for a predetermined time span, launching an at-speed scan test clocked with a functional clock for the second one of the scan chains at the last shift cycle of the second one of the scan chains, capturing the sample values of the functional elements of the first and second scan chains after the last shift cycle of the scan chains.Type: ApplicationFiled: January 8, 2013Publication date: November 26, 2015Inventors: Sergey SOFER, Asher BERKOVITZ, Michael PRIEL
-
Publication number: 20150339427Abstract: An integrated circuit hierarchical design tool apparatus comprises a processor arranged to support a block coupling reconfiguration unit. The block coupling reconfiguration unit is capable of receiving block layout data comprising block placement, terminal location data and intra-block connectivity data. The block coupling reconfiguration unit is arranged to identify from the block layout data a block placement level block having a terminal respectively coupled to a plurality of other block placement level blocks by a plurality of nets, and to provide the block with an additional terminal capable of providing the same function as the terminal. The block coupling reconfiguration unit is also arranged to replace a net of the plurality of nets that is coupled to the terminal with a replacement net coupled to the additional terminal.Type: ApplicationFiled: January 7, 2013Publication date: November 26, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Asher BERKOVITZ, Inbar BEN-PORAT, Yossy NEEMAN
-
Publication number: 20150310152Abstract: A method of calculating at least one delay timing value for at least one setup timing stage within an integrated circuit design includes applying Negative/Positive Bias Temperature Instability (N/PBTI) compensation margins to delay values for elements within the at least one setup timing stage, and calculating the at least one delay timing value for the at least one setup timing stage based at least partly on the N/PBTI compensated delay values. The method further includes identifying at least partially equivalent elements within parallel timing paths of the at least one setup timing stage, and applying reduced N/PBTI compensation margins to delay values for the identified at least partially equivalent elements within parallel timing paths of the at least one setup timing stage.Type: ApplicationFiled: January 8, 2013Publication date: October 29, 2015Applicant: Freescale Semiconductor, Inc.Inventors: Asher BERKOVITZ, Michael PRIEL, Sergey SOFER
-
Patent number: 9171117Abstract: The invention pertains to a method for ranking paths for power optimization of an integrated circuit design, comprising identifying a plurality of paths of the integrated circuit design, each path comprising one or more instances of electronic devices providing an instance power estimate for each instance in the identified paths providing, for each identified path, at least one weighted power estimate based on the instance power estimates for instances in the path, and providing a ranking of the paths based on the least one weighted power estimate. The invention also pertains to a corresponding computer program product.Type: GrantFiled: March 28, 2011Date of Patent: October 27, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Asher Berkovitz, Gal Malach, Eytan Weisberger