Patents by Inventor Benjamin T. Voegeli
Benjamin T. Voegeli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7710302Abstract: A digital to analog converter (DAC) system comprising, a first segment, wherein a segment comprises, a first path including an array of resistors connected in series between a first reference voltage node and a second reference voltage node, wherein the array is connected to a first switch device disposed between nodes of the array and an output node, and a third path including a second resistor in series with a second switch device, wherein the third path is connected in parallel with the first path.Type: GrantFiled: December 21, 2007Date of Patent: May 4, 2010Assignee: International Business Machines CorporationInventors: Joseph A. Iadanza, Benjamin T. Voegeli
-
Publication number: 20090261426Abstract: A disposable structure displaced from an edge of a gate electrode and a drain region aligned to the disposable structure is formed. Thus, the drain region is self-aligned to the edge of the gate electrode. The disposable structure may be a disposable spacer, or alternately, the disposable structure may be formed simultaneously with, and comprise the same material as, a gate electrode. After formation of the drain regions, the disposable structure is removed. The self-alignment of the drain region to the edge of the gate electrode provides a substantially constant drift distance that is independent of any overlay variation of lithographic processes.Type: ApplicationFiled: April 17, 2008Publication date: October 22, 2009Applicant: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Xuefeng Liu, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090261882Abstract: A differential system producing differential signals with offset cancellation utilizing a double differential input pair system is disclosed. It uses two parallel differential transistor pairs which are intentionally skewed. Nominally, the differential pairs are skewed in opposite direction from each, but with equal magnitude, so that the combination of the two differential pairs is nominally balanced. The current through each differential pair is then increased or decreased until any offset is sufficiently cancelled, using a selection means for providing an equi-potential value to first and second differential inputs in a calibration mode of the system and a comparison means for comparing first and second differential outputs in a calibration mode to determine the offset of the system.Type: ApplicationFiled: June 30, 2009Publication date: October 22, 2009Applicant: International Business Machines CorporationInventors: Igor Arsovski, Anthony R. Bonaccio, Hayden (Clay) Cranford, JR., Joseph A. Iadanza, Pradeep Thiagarajan, Sebastian T. Ventrone, Benjamin T. Voegeli
-
Publication number: 20090193378Abstract: Modifying a layout of an integrated circuit (IC) based on a function of an interconnect therein and a related circuit and design structure are disclosed. In one embodiment, a method includes identifying a function of an interconnect in the layout from data of the layout embodied in a computer readable medium; and modifying the layout to form another layout that accommodates the function of the interconnect. A design structure embodied in a machine readable medium used in a design process, according to one embodiment, may include a circuit including a high voltage interconnect positioned in a dielectric layer, the high voltage interconnect positioned such that no fill is above or below the high voltage interconnect.Type: ApplicationFiled: January 29, 2008Publication date: July 30, 2009Inventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Howard S. Landis, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090160689Abstract: A digital to analog converter (DAC) system comprising, a first segment, wherein a segment comprises, a first path including an array of resistors connected in series between a first reference voltage node and a second reference voltage node, wherein the array is connected to a first switch device disposed between nodes of the array and an output node, and a third path including a second resistor in series with a second switch device, wherein the third path is connected in parallel with the first path.Type: ApplicationFiled: December 21, 2007Publication date: June 25, 2009Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Joseph A. Iadanza, Benjamin T. Voegeli
-
Publication number: 20090160691Abstract: A resistor-based digital to analog converter (DAC) having mux fastpaths, which selectively connect a subset (or an entirety) of voltage divider nodes in a DAC to either a higher level of multiplexor hierarchy, or a DAC output node, effectively bypassing one or more levels of multiplexor devices. In addition, the fastpaths may selectively connect lower levels of multiplexor hierarchy to higher levels of multiplexor hierarchy and/or a DAC output node.Type: ApplicationFiled: February 20, 2009Publication date: June 25, 2009Applicant: International Business Machines CorporationInventors: Joseph A. Iadanza, Benjamin T. Voegeli
-
Publication number: 20090140343Abstract: A dielectric material layer is formed on a bottom surface and sidewalls of a trench in a semiconductor substrate. The silicon oxide layer forms a drift region dielectric on which a field plate is formed. Shallow trench isolation may be formed prior to formation of the drift region dielectric, or may be formed utilizing the same processing steps as the formation of the drift region dielectric. A gate dielectric layer is formed on exposed semiconductor surfaces and a gate conductor layer is formed on the gate dielectric layer and the drift region dielectric. The field plate may be electrically tied to the gate electrode, may be an independent electrode having an external bias, or may be a floating electrode. The field plate biases the drift region to enhance performance and extend allowable operating voltage of a lateral diffusion field effect transistor during operation.Type: ApplicationFiled: December 4, 2007Publication date: June 4, 2009Applicant: International Business Machines CorporationInventors: Natalie B. Feilchenfeld, Jeffrey P. Gambino, Louis D. Lanzerotti, Benjamin T. Voegeli, Steven H. Voldman, Michael J. Zierak
-
Publication number: 20090108347Abstract: A gate stack comprising a uniform thickness gate dielectric, a gate electrode, and an oxygen-diffusion-resistant gate cap is formed on a semiconductor substrate. Thermal oxidation is performed only on the drain side of the gate electrode, while the source side is protected from thermal oxidation. A thermal oxide on the drain side sidewall of the gate electrode is integrally formed with a graded thickness silicon oxide containing gate dielectric, of which the thickness monotonically increases from the source side to the drain side. The thickness profile may be self-aligned to the drain side edge of the gate electrode, or may have a portion with a self-limiting thickness. The graded thickness profile may be advantageously used to form a lateral diffusion metal oxide semiconductor field effect transistor providing an enhanced performance.Type: ApplicationFiled: October 26, 2007Publication date: April 30, 2009Inventors: James W. Adkisson, Natalie B. Feilchenfeld, Jeffrey P. Gambino, Benjamin T. Voegeli, Michael J. Zierak
-
Patent number: 7459367Abstract: A P-N junction device and method of forming the same are disclosed. The P-N junction device may include a P-N diode, a PiN diode or a thyristor. The P-N junction device may have a monocrystalline or polycrystalline raised anode. In one embodiment, the P-N junction device results in a raised polycrystalline silicon germanium (SiGe) anode. In another embodiment, the P-N junction device includes a first terminal (anode) including a semiconductor layer positioned above an upper surface of a substrate and a remaining structure positioned in the substrate, the first terminal positioned over an opening in an isolation region; and a second terminal (cathode contact) positioned over the opening in the isolation region adjacent the first terminal. This latter embodiment reduces parasitic resistance and capacitance, and decreases the required size of a cathode implant area since the cathode contact is within the same STI opening as the anode.Type: GrantFiled: July 27, 2005Date of Patent: December 2, 2008Assignee: International Business Machines CorporationInventors: Benjamin T. Voegeli, Steven H. Voldman
-
Publication number: 20080258173Abstract: A P-N junction device and method of forming the same are disclosed. The P-N junction device may include a P-N diode, a PiN diode or a thyristor. The P-N junction device may have a monocrystalline or polycrystalline raised anode. In one embodiment, the P-N junction device results in a raised polycrystalline silicon germanium (SiGe) anode. In another embodiment, the P-N junction device includes a first terminal (anode) including a conductor layer positioned above an upper surface of a substrate and a remaining structure positioned in the substrate, the first terminal positioned over an opening in an isolation region; and a second terminal (cathode contact) positioned over the opening in the isolation region adjacent the first terminal. This latter embodiment reduces parasitic resistance and capacitance, and decreases the required size of a cathode implant area since the cathode contact is within the same STI opening as the anode.Type: ApplicationFiled: June 25, 2008Publication date: October 23, 2008Inventors: Benjamin T. Voegeli, Steven H. Voldman
-
Publication number: 20080217742Abstract: Bipolar transistor device structures that improve bipolar device reliability with little or no negative impact on device performance. In one embodiment, the bipolar device has a collector of first conductivity type material formed in a substrate, a base of a second conductivity type material including an extrinsic base layer and an intrinsic base layer, a raised emitter of a first conductivity type semiconductor material formed on the intrinsic base layer, and, a dielectric material layer separating the intrinsic base region and the raised emitter region, and, a thin “shunt” layer of dopant of second conductivity type material added to the region below the emitter dielectric layer. In a second embodiment, a selectively implanted collector (pedestal implant) is added to the vertical bipolar transistor device to enable a reduction in overall subcollector doping level to improve reliability without sacrificing device performance.Type: ApplicationFiled: March 9, 2007Publication date: September 11, 2008Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey B. Johnson, Edward J. Nowak, Andreas D. Stricker, Benjamin T. Voegeli
-
Publication number: 20080203536Abstract: A bipolar transistor structure and related methods for fabrication thereof are provided. A vertical spacer layer is selectively deposited after implanting an extrinsic base region into a semiconductor substrate while using an ion implantation mask located upon a screen dielectric layer located upon the semiconductor substrate. A portion of the ion implantation mask may remain embedded and aligned within a sidewall of an aperture within the vertical spacer layer. The selective deposition of the vertical spacer layer allows for a reduced thermal budget and reduced process complexity when fabricating the bipolar transistor.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Applicant: International Business Machines CorporationInventors: Toshiharu Furukawa, David V. Horak, Benjamin T. Voegeli
-
Publication number: 20080203490Abstract: High performance bipolar transistors with raised extrinsic self-aligned base are integrated into a BiCMOS structure containing CMOS devices. By forming pad layers and raising the height of an intrinsic base layer relative to the source and drain of preexisting CMOS devices and by forming an extrinsic base through selective epitaxy, the effect of topographical variations is minimized during a lithographic patterning of the extrinsic base. Also, by not employing any chemical mechanical planarization process during the fabrication of the bipolar structures, complexity of process integration is reduced. Internal spacers or external spacers may be formed to isolate the base from the emitter. The pad layers, the intrinsic base layer, and the extrinsic base layer form a mesa structure with coincident outer sidewall surfaces.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Inventors: Natalie B. Feilchenfeld, Bradley A. Orner, Benjamin T. Voegeli
-
Publication number: 20080204068Abstract: A method for testing bipolar transistors in an integrated circuit includes first measuring first conductances of leakage paths between collectors and emitters of a first plurality of bipolar transistors with a known number of defects, calculating a per defect conductance value using the measured first conductances and the known number of defects to derive the linear relation. The method then measures second conductances of leakage path between collectors and emitters of a second plurality of bipolar transistors under test and having an unknown number of defects. Using the measured leakage path current from the second conductances and the linear relation, the number of defects related to the second plurality of bipolar transistors under test may be accurately determined.Type: ApplicationFiled: February 28, 2007Publication date: August 28, 2008Applicant: International Business Machines CorporationInventors: Erik M. Dahlstrom, Benjamin T. Voegeli, Thomas W. Weeks
-
Publication number: 20080093659Abstract: Methods of electrically programming a diffusion resistor by using trapped charge in a trapped charge region adjacent to the resistor to vary the resistance of the resistor, and the resistor, are disclosed. In one embodiment, a method includes forming a diffusion resistor in a substrate; forming a trapped charge region adjacent to the diffusion resistor; and adjusting a resistance of the diffusion resistor by controlling the trapped charge in the trapped charge region.Type: ApplicationFiled: October 18, 2006Publication date: April 24, 2008Inventors: Benjamin T. Voegeli, Kimball M. Watson