Patents by Inventor Benoit Nadeau-Dostie

Benoit Nadeau-Dostie has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 7370251
    Abstract: A method and circuit for collecting memory failure information on-chip and unloading the information in real time while performing a test of memory embedded in a circuit comprises, for each column or row of a memory under test, testing each memory location of the column or row according to a memory test algorithm under control of a first clock, selectively generating a failure summary on-circuit while testing each column or row of the memory; and transferring the failure summary from the circuit under control of a second clock within the time required to test the next column or row, if any, of the memory under test.
    Type: Grant
    Filed: October 23, 2003
    Date of Patent: May 6, 2008
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-François Côté
  • Publication number: 20070266278
    Abstract: A method and a circuit of testing of a memory interface associated with an embedded memory in a semiconductor circuit involves writing to two memory locations in succession; reading the two memory locations in succession in the same order in which the two memory locations were written; capturing output data from the memory interface; and analyzing captured output data to determine whether said captured output data corresponds to expected data.
    Type: Application
    Filed: May 24, 2006
    Publication date: November 15, 2007
    Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote
  • Patent number: 7257733
    Abstract: A self-repair circuit for a semiconductor memory provides input and output test selectors coupled to respective data bit group inputs and outputs, respectively and input and output repair selectors coupled between the input and output test selectors and functional inputs and functional outputs, respectively. This arrangement allows all data bit groups to be tested in one pass and all test and repair selector circuitry to be tested.
    Type: Grant
    Filed: June 16, 2004
    Date of Patent: August 14, 2007
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Saman M. I. Adham
  • Patent number: 7219282
    Abstract: A circuit and a method are provided for testing the enable function of Boundary Scan Register bits that control the driver of unconnected I/O pins of an 1149.1-compliant IC during the IC's reduced pin-count access manufacturing test, and to test the connections to these pins during the test of a circuit board containing the IC, without causing excessive current if a pin is inadvertently short circuited.
    Type: Grant
    Filed: November 6, 2003
    Date of Patent: May 15, 2007
    Assignee: LogicVision, Inc.
    Inventors: Stephen K. Sunter, Pièrre Gauthier, Benoit Nadeau-Dostie
  • Patent number: 7194669
    Abstract: An improvement in a scan testing method for testing a circuit having memory elements arranged into one or more scan chains, the scan testing method having a shift phase for serially loading test patterns into the scan chains and serially unloading test response patterns from the scan chains and a capture phase for capturing the response of the circuit to the test pattern, includes, during the capture phase, connecting the serial output of each scan chain to its serial input and applying a predetermined number of capture clock cycles with the memory elements configured in a non-capture mode for all but the last capture clock cycle and configured in capture mode for the last capture clock cycle.
    Type: Grant
    Filed: December 19, 2003
    Date of Patent: March 20, 2007
    Assignee: LogicVision, Inc.
    Inventor: Benoit Nadeau-Dostie
  • Patent number: 7191374
    Abstract: A method of fault diagnosis of integrated circuits having failing test vectors with observed fault effects using fault candidate fault-effects obtained by simulation of a set of test vectors, comprises determining a fault candidate diagnostic measure for each fault candidate, the fault candidate diagnostic measure having a fault candidate match metric, an observed fault effect mismatch metric and a fault candidate excitation metric, ranking fault candidates in decreasing diagnostic measure order; and identifying fault candidate(s) having the highest diagnostic measure as the most likely cause of observed fault effects.
    Type: Grant
    Filed: May 12, 2003
    Date of Patent: March 13, 2007
    Assignee: LogicVision, Inc.
    Inventors: Fadi Maamari, Sonny Ngai San Shum, Benoit Nadeau-Dostie
  • Patent number: 7188274
    Abstract: A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.
    Type: Grant
    Filed: February 10, 2004
    Date of Patent: March 6, 2007
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Robert A. Abbott
  • Patent number: 7155651
    Abstract: A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.
    Type: Grant
    Filed: December 17, 2004
    Date of Patent: December 26, 2006
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-François Côté
  • Patent number: 7139946
    Abstract: A method of testing write enable lines of random access memory having at least one word having one or more write enable inputs for controlling write operations in the word, comprises, for a selected memory address, shifting a series of test bits through an addressed word via a first data input to the word, and for each test bit, performing a write operation to the word using a write enable test input derived from data outputs of the word or from a test write enable signal applied concurrently to each write enable input; and, after each write operation, comparing a last bit of the word against an expected value to determine whether there exists a defect in a write enable line.
    Type: Grant
    Filed: August 12, 2003
    Date of Patent: November 21, 2006
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Saman M. I. Adham
  • Publication number: 20050273683
    Abstract: A method of designing a scan testable integrated circuit with embedded test objects for use in scan testing the circuit, comprises compiling a register-transfer level (RTL) circuit description of the circuit into an unmapped circuit description; extracting information from the unmapped circuit description for use in generating and inserting RTL descriptions of test objects into the RTL circuit description and for use in generating and inserting scan chains into the circuit; generating and inserting the RTL descriptions of the test objects into the RTL circuit description to produce a modified RTL circuit description; storing the modified RTL circuit description; synthesizing the modified RTL description into a gate level circuit description of the circuit; and constructing and inserting scan chains into the gate level circuit description according to information extracted from the unmapped circuit description.
    Type: Application
    Filed: June 6, 2005
    Publication date: December 8, 2005
    Applicant: LogicVision, Inc.
    Inventors: Jean-Francois Cote, Benoit Nadeau-Dostie, Fadi Maamari
  • Publication number: 20050240848
    Abstract: A masking circuit for selectively masking scan chain inputs and/or outputs during scan testing of an integrated circuit, comprises a mask register having at least two mask register elements for each scan chain to provide a plurality of masking modes; and an input and output mask control circuit for each scan chain, each mask control circuit being connected between a test pattern source and a signature register and between a serial input and a serial output of an associated scan chain and being responsive to mask control data stored in the register elements for configuring the associated scan chain in one of the plurality of masking modes during a scan test of the circuit.
    Type: Application
    Filed: April 20, 2005
    Publication date: October 27, 2005
    Applicant: LogicVision, Inc.
    Inventors: Jean-Francois Cote, Paul Price, Benoit Nadeau-Dostie
  • Publication number: 20050240790
    Abstract: A clocking method for at-speed scan testing for delay defects in cross-domain paths of interacting synchronous clock domains in a scan circuit, each path originating from a source memory element in one of the domains and terminating at a destination memory element in another of the domains and comprises selectively aligning either a capture edge or a launch edge of the clock of each domain with a corresponding edge of at least one other domain of the interacting synchronous clock domains to determine the cross-domain paths to be tested between a source domain and a destination domain; clocking memory elements in each domain at respective domain clock rates to launch signal transitions from source memory elements in source domains; and for each pair of interacting clock domains under test, capturing, in the destination domain, circuit responses to signal transitions launched along paths originating from the source domain and selectively disabling capturing, in the source domain, of circuit responses to signal
    Type: Application
    Filed: February 18, 2005
    Publication date: October 27, 2005
    Applicant: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote, Fadi Maamari
  • Publication number: 20050240847
    Abstract: A test clock controller for generating a test clock signal for scan chains in integrated circuits having one or more clock domains, comprises a shift clock controller for generating a shift clock signal for use in loading test patterns into scan chains in the clock domains and for unloading a test response patterns from the scan chains and for generating a burst phase signal after loading a test pattern; and a burst clock controller associated with each of one or more clock domains and responsive to a burst phase signal for generating a burst of clock pulses derived from a respective reference clocks and including a first group of burst clock pulses having a selected reduced frequency relative to the reference clock and a second group of burst clock pulses having a frequency corresponding to that of the reference clock.
    Type: Application
    Filed: December 17, 2004
    Publication date: October 27, 2005
    Applicant: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote
  • Patent number: 6868532
    Abstract: A method of designing integrated circuits having an hierarchical structure for quiescent current testing, and the circuit which results therefrom is disclosed. The method comprises analyzing each of one or more selected hierarchical blocks independently of other selected blocks identify any circuit states of each block which could result in elevated quiescent current levels during quiescent current testing of the circuit, the analysis beginning with blocks at a lowest level of hierarchy and proceeding in sequence through each level of design hierarchy to a highest level of hierarchy containing a top-level block; and calculating a fault coverage for each selected block.
    Type: Grant
    Filed: December 10, 2001
    Date of Patent: March 15, 2005
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-François Côté
  • Publication number: 20050047229
    Abstract: A method and circuit for collecting memory failure information on-chip and unloading the information in real time while performing a test of memory embedded in a circuit comprises, for each column or row of a memory under test, testing each memory location of the column or row according to a memory test algorithm under control of a first clock, selectively generating a failure summary on-circuit while testing each column or row of the memory; and transferring the failure summary from the circuit under control of a second clock within the time required to test the next column or row, if any, of the memory under test.
    Type: Application
    Filed: October 23, 2003
    Publication date: March 3, 2005
    Inventors: Benoit Nadeau-Dostie, Jean-Francois Cote
  • Patent number: 6862717
    Abstract: A method of designing a circuit having at least one hierarchical block which requires block specific test patterns to facilitate quiescent current testing of the circuit, comprises, for each block, configuring the block and any embedded blocks located one level down in design hierarchy in quiescent current test mode in which input and output peripheral memory elements are configured in internal test mode and in external test mode, respectively; generating quiescent current test patterns which do not result in elevated quiescent current levels and which include a bit for all memory elements in the block and for any peripheral memory elements in any embedded blocks located one level down in design hierarchy; and, if the block contains embedded blocks, synchronizing the test pattern with a corresponding test pattern generated for embedded blocks so that test patterns loaded in scan chains in the block are consistent with test patterns loaded in scan chains in said embedded blocks.
    Type: Grant
    Filed: December 17, 2001
    Date of Patent: March 1, 2005
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Dwayne Burek
  • Publication number: 20050028059
    Abstract: A processor interface for test access port comprises a write buffer for storing data output by a processor and having a command field, a data field, and a serial output connected to a serial input of the test access port, a read buffer for storing data output by the test access port for access by the processor and having a data field, and a serial input connected to a serial output of the test access port; and a control circuit responsive to a command stored in the command field for generating test access port control signals for transferring test data from the write buffer to the test register and from the test register to the read buffer via test access port serial input and serial output.
    Type: Application
    Filed: July 16, 2004
    Publication date: February 3, 2005
    Inventors: Jean-Francois Cote, Benoit Nadeau-Dostie
  • Publication number: 20040257901
    Abstract: A self-repair circuit for a semiconductor memory provides input and output test selectors coupled to respective data bit group inputs and outputs, respectively and input and output repair selectors coupled between the input and output test selectors and functional inputs and functional outputs, respectively. This arrangement allows all data bit groups to be tested in one pass and all test and repair selector circuitry to be tested.
    Type: Application
    Filed: June 16, 2004
    Publication date: December 23, 2004
    Inventors: Benoit Nadeau-Dostie, Saman M.I. Adham
  • Patent number: 6829730
    Abstract: In a circuit with multiple Test Access Port (TAP) interfaces, the TAPs are arranged into groups, with secondary TAPs in one or more groups and a master TAP in another group, the master TAP having an instruction register with bits for storing a group selection code; a Test Data Output (TDO) circuit responsive to the group selection code connects the group TDO of one of the groups to the circuit TDO; and, for each secondary TAP group, a group Test Data Input (TDI) circuit responsive to a shift state signal for selectively connecting the group TDI to the circuit TDI or to the output of a padding register having its input connected to the circuit TDI, and its output connected to an input of the group TDI circuit; and a group TMS circuit responsive to a predetermined TAP selection code associated with the group for producing a group TMS signal for each TAP in the group.
    Type: Grant
    Filed: April 27, 2001
    Date of Patent: December 7, 2004
    Assignee: LogicVision, Inc.
    Inventors: Benoit Nadeau-Dostie, Jean-François Côté
  • Publication number: 20040163015
    Abstract: A method and circuit for repairing a memory array having one or more memory segments each having one spare column and a predetermined number of spare rows common to all segments, the method comprises, while testing the memory array for failures, generating an equal number of unique segment repair solutions for each segment with each segment repair solution including one defective column address, if any, and a number of defective row addresses, if any, corresponding to the predetermined number of spare rows; and, after completing testing, analyzing all segment repair solution combinations consisting of one segment repair solution selected from each segment; and identifying the best segment repair solution combination of combinations having a number of different defective row addresses which is less than or equal to the predetermined number of spare rows.
    Type: Application
    Filed: February 10, 2004
    Publication date: August 19, 2004
    Inventors: Benoit Nadeau-Dostie, Robert A. Abbott