Patents by Inventor Bo yun KIM
Bo yun KIM has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12266316Abstract: The present disclosure relates to a data driving circuit and a display device including the same, and the data driving circuit includes a plurality of data input terminals to which pixel data of an input image is input, and a plurality of voltage input terminals to which gamma tab voltages for each color having different voltage levels, and common gamma tab voltages having different voltage levels are each input. When the input image includes pixel data having different grayscale values for each color, a data voltage of a corresponding color is changed when any one of the gamma tab voltages for each color is changed, and data voltages of all colors are changed when any one of the common gamma tab voltages is changed.Type: GrantFiled: November 18, 2022Date of Patent: April 1, 2025Assignee: LG Display Co., Ltd.Inventors: Kyu Jin Kim, Bo Yun Jung
-
Patent number: 12227891Abstract: A washing machine including a plurality of washers may include a fixing bracket coupled to a front of a first housing in which a first tub is disposed and a front of a second housing in which a second tub is disposed, to prevent the first housing and the second housing from being separated from each other.Type: GrantFiled: November 22, 2023Date of Patent: February 18, 2025Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Baek Gyu Kwon, Dong-Won Kim, Do Yun Lee, Bo-Kyun Kim, Geon Ho Lee
-
Patent number: 11778833Abstract: A nonvolatile memory device according to an embodiment of the present disclosure includes a substrate having a channel layer, a first tunneling layer disposed on the channel layer, a second tunneling layer disposed on the first tunneling layer, a third tunneling layer disposed on the second tunneling layer, a charge trap layer disposed on the third tunneling layer, a charge barrier layer disposed on the charge trap layer, and a gate electrode layer disposed on the charge barrier layer. The first tunneling layer includes a first insulative material. The second tunneling layer includes a second insulative material. The third tunneling layer includes a second insulative material. The resistance switching material is a material whose electric resistance varies reversibly between a high resistance state and a low resistance state depending on a magnitude of an applied electric field.Type: GrantFiled: November 22, 2021Date of Patent: October 3, 2023Assignee: SK hynix Inc.Inventor: Bo Yun Kim
-
Publication number: 20230301104Abstract: A three-dimeiisioiial semiconductor device including a memory block including a stack structure comprising a second sub stack formed over a first sub stack, a plurality of channel plugs formed through the stack structure, and a separation pattern formed in the memory block.Type: ApplicationFiled: December 20, 2022Publication date: September 21, 2023Applicant: SK hynix Inc.Inventors: Seung Min LEE, Nam Kuk KIM, Bo Yun KIM, Jae Seok KIM
-
Patent number: 11764291Abstract: In a method of fabricating a nonvolatile memory device according an embodiment, a first tunnel oxide layer, a nitrogen supply layer, and a second tunnel oxide layer having a density lower than that of the first tunnel oxide layer are formed on a substrate. Nitrogen in the nitrogen supply layer is diffused into the second tunnel oxide layer to convert at least a portion of the second tunnel oxide layer into an oxynitride layer.Type: GrantFiled: August 1, 2022Date of Patent: September 19, 2023Assignee: SK hynix Inc.Inventors: Bo Yun Kim, Se Ho Lee
-
Publication number: 20230211456Abstract: A polishing pad for chemical mechanical polishing includes a polymer matrix and a temperature sensitive agent dispersed in the polymer matrix and constituting 1 to 40% by volume of the polishing pad, wherein the temperature sensitive agent includes a two-dimensional (2D) sheet material having a thermal conductivity of 1 W/(m·K) or more.Type: ApplicationFiled: December 15, 2022Publication date: July 6, 2023Inventors: Yea Rin Byun, In Kwon Kim, Bo Yun Kim, Sang Kyun Kim, Bo Un Yoon, Hyo San Lee, Byung Keun Hwang
-
Publication number: 20220376092Abstract: In a method of fabricating a nonvolatile memory device according an embodiment, a first tunnel oxide layer, a nitrogen supply layer, and a second tunnel oxide layer having a density lower than that of the first tunnel oxide layer are formed on a substrate. Nitrogen in the nitrogen supply layer is diffused into the second tunnel oxide layer to convert at least a portion of the second tunnel oxide layer into an oxynitride layer.Type: ApplicationFiled: August 1, 2022Publication date: November 24, 2022Inventors: Bo Yun KIM, Se Ho LEE
-
Patent number: 11437499Abstract: In a method of fabricating a nonvolatile memory device according an embodiment, a first tunnel oxide layer, a nitrogen supply layer, and a second tunnel oxide layer having a density lower than that of the first tunnel oxide layer are formed on a substrate. Nitrogen in the nitrogen supply layer is diffused into the second tunnel oxide layer to convert at least a portion of the second tunnel oxide layer into an oxynitride layer.Type: GrantFiled: December 3, 2019Date of Patent: September 6, 2022Assignee: SK hynix Inc.Inventors: Bo Yun Kim, Se Ho Lee
-
Patent number: 11279852Abstract: Described herein are chemical mechanical polishing (CMP) slurry compositions, such as CMP slurry compositions for polishing an indium tin oxide (ITO) layer, along with methods of fabricating a semiconductor device using such a CMP slurry composition. The CMP slurry composition can include a polishing particle, a dispersing agent, an auxiliary oxidizing agent, and a sugar alcohol compound.Type: GrantFiled: June 25, 2020Date of Patent: March 22, 2022Inventors: Eunsung Seo, Chang Gil Kwon, Sung Pyo Lee, Dongchan Kim, Bo Yun Kim, Jun Ha Hwang
-
Publication number: 20220085040Abstract: A nonvolatile memory device according to an embodiment of the present disclosure includes a substrate having a channel layer, a first tunneling layer disposed on the channel layer, a second tunneling layer disposed on the first tunneling layer, a third tunneling layer disposed on the second tunneling layer, a charge trap layer disposed on the third tunneling layer, a charge barrier layer disposed on the charge trap layer, and a gate electrode layer disposed on the charge barrier layer. The first tunneling layer includes a first insulative material. The second tunneling layer includes a second insulative material. The third tunneling layer includes a second insulative material. The resistance switching material is a material whose electric resistance varies reversibly between a high resistance state and a low resistance state depending on a magnitude of an applied electric field.Type: ApplicationFiled: November 22, 2021Publication date: March 17, 2022Inventor: Bo Yun KIM
-
Patent number: 11251229Abstract: An image sensor includes a sensor region for receiving light and generating an image data and a pad region adjacent to the sensor region, an insulation layer on the substrate, and a lower transparent electrode on the insulation layer in the sensor region, and an etch stop layer on the insulation layer in the sensor region and pad region. The etch stop layer may include silicon nitride. A height of an uppermost surface of the lower transparent electrode may be substantially equal to a height of an upper surface of the etch stop layer, with respect to the substrate.Type: GrantFiled: July 13, 2020Date of Patent: February 15, 2022Assignee: Samsung Electronics Co., Ltd.Inventors: Dong Chan Kim, Kwan Sik Kim, Bo Yun Kim, Eun Sung Seo, Il Young Yoon, Seung Hoon Choi
-
Patent number: 11217598Abstract: A nonvolatile memory device according to an embodiment of the present disclosure includes a substrate having a channel layer, a first tunneling layer disposed on the channel layer, a second tunneling layer disposed on the first tunneling layer, a third tunneling layer disposed on the second tunneling layer, a charge trap layer disposed on the third tunneling layer, a charge barrier layer disposed on the charge trap layer, and a gate electrode layer disposed on the charge barrier layer. The first tunneling layer includes a first insulative material. The second tunneling layer includes a second insulative material. The third tunneling layer includes a second insulative material. The resistance switching material is a material whose electric resistance varies reversibly between a high resistance state and a low resistance state depending on a magnitude of an applied electric field.Type: GrantFiled: November 5, 2019Date of Patent: January 4, 2022Assignee: SK hynix Inc.Inventor: Bo Yun Kim
-
Patent number: 11094586Abstract: A semiconductor device and a method of fabricating a semiconductor device, the semiconductor device including a semiconductor substrate including a first region and a second region; an interlayer insulating layer on the semiconductor substrate, the interlayer insulating layer including a first opening on the first region and having a first width; and a second opening on the second region and having a second width, the second width being greater than the first width; at least one first metal pattern filling the first opening; a second metal pattern in the second opening; and a filling pattern on the second metal pattern in the second opening, wherein the at least one first metal pattern and the second metal pattern each include a same first metal material, and the filling pattern is formed of a non-metal material.Type: GrantFiled: August 13, 2019Date of Patent: August 17, 2021Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Seung Hoon Choi, Jaeung Koo, Kwansung Kim, Bo Yun Kim, Wandon Kim, Boun Yoon, Jeonghyuk Yim, Yeryung Jeon
-
Publication number: 20210130651Abstract: Described herein are chemical mechanical polishing (CMP) slurry compositions, such as CMP slurry compositions for polishing an indium tin oxide (ITO) layer, along with methods of fabricating a semiconductor device using such a CMP slurry composition. The CMP slurry composition can include a polishing particle, a dispersing agent, an auxiliary oxidizing agent, and a sugar alcohol compound.Type: ApplicationFiled: June 25, 2020Publication date: May 6, 2021Applicants: Samsung Electronics Co., Ltd., KCTECH CO., LTD.Inventors: EUNSUNG SEO, CHANG GIL KWON, SUNG PYO LEE, DONGCHAN KIM, BO YUN KIM, JUN HA HWANG
-
Publication number: 20200373311Abstract: A nonvolatile memory device according to an embodiment of the present disclosure includes a substrate having a channel layer, a first tunneling layer disposed on the channel layer, a second tunneling layer disposed on the first tunneling layer, a third tunneling layer disposed on the second tunneling layer, a charge trap layer disposed on the third tunneling layer, a charge barrier layer disposed on the charge trap layer, and a gate electrode layer disposed on the charge barrier layer. The first tunneling layer includes a first insulative material. The second tunneling layer includes a second insulative material. The third tunneling layer includes a second insulative material. The resistance switching material is a material whose electric resistance varies reversibly between a high resistance state and a low resistance state depending on a magnitude of an applied electric field.Type: ApplicationFiled: November 5, 2019Publication date: November 26, 2020Inventor: Bo Yun KIM
-
Publication number: 20200365663Abstract: An image sensor includes a sensor region for receiving light and generating an image data and a pad region adjacent to the sensor region, an insulation layer on the substrate, and a lower transparent electrode on the insulation layer in the sensor region, and an etch stop layer on the insulation layer in the sensor region and pad region. The etch stop layer may include silicon nitride. A height of an uppermost surface of the lower transparent electrode may be substantially equal to a height of an upper surface of the etch stop layer, with respect to the substrate.Type: ApplicationFiled: July 13, 2020Publication date: November 19, 2020Applicant: Samsung Electronics Co., Ltd.Inventors: Dong Chan KIM, Kwan Sik KIM, Bo Yun KIM, Eun Sung SEO, Il Young YOON, Seung Hoon CHOI
-
Patent number: 10829690Abstract: Disclosed is a slurry composition for chemical mechanical polishing (CMP) includes, as polishing particles, a complex compound of both fullerenol and alkylammonium hydroxide. The slurry composition, which exhibits excellent polishing properties, may be prepared at low cost in large quantities. Also disclosed is a method of preparing the slurry composition comprising obtaining a mixture of a fullerenol complex compound and unreacted hydrogen peroxide by reacting alkylammonium hydroxide, hydrogen peroxide, and fullerene, removing the unreacted hydrogen peroxide by adding hydrogen peroxide decomposition catalyst particles to the mixture, separating the hydrogen peroxide decomposition catalyst particles from the mixture by filtration, and adding a polishing additive to the mixture.Type: GrantFiled: July 3, 2019Date of Patent: November 10, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Bo-yun Kim, Kenji Takai, Do-yoon Kim, Sang-kyun Kim, Bo-un Yoon
-
Patent number: 10748968Abstract: An image sensor includes a sensor region for receiving light and generating an image data and a pad region adjacent to the sensor region, an insulation layer on the substrate, and a lower transparent electrode on the insulation layer in the sensor region, and an etch stop layer on the insulation layer in the sensor region and pad region. The etch stop layer may include silicon nitride. A height of an uppermost surface of the lower transparent electrode may be substantially equal to a height of an upper surface of the etch stop layer, with respect to the substrate.Type: GrantFiled: February 26, 2019Date of Patent: August 18, 2020Assignee: Samsung Electronics Co., Ltd.Inventors: Dong Chan Kim, Kwan Sik Kim, Bo Yun Kim, Eun Sung Seo, Il Young Yoon, Seung Hoon Choi
-
Publication number: 20200243374Abstract: A semiconductor device and a method of fabricating a semiconductor device, the semiconductor device including a semiconductor substrate including a first region and a second region; an interlayer insulating layer on the semiconductor substrate, the interlayer insulating layer including a first opening on the first region and having a first width; and a second opening on the second region and having a second width, the second width being greater than the first width; at least one first metal pattern filling the first opening; a second metal pattern in the second opening; and a filling pattern on the second metal pattern in the second opening, wherein the at least one first metal pattern and the second metal pattern each include a same first metal material, and the filling pattern is formed of a non-metal material.Type: ApplicationFiled: August 13, 2019Publication date: July 30, 2020Inventors: Seung Hoon CHOI, Jaeung KOO, Kwansung KIM, Bo Yun KIM, Wandon KIM, Boun YOON, Jeonghyuk YIM, Yeryung JEON
-
Publication number: 20200212206Abstract: In a method of fabricating a nonvolatile memory device according an embodiment, a first tunnel oxide layer, a nitrogen supply layer, and a second tunnel oxide layer having a density lower than that of the first tunnel oxide layer are formed on a substrate. Nitrogen in the nitrogen supply layer is diffused into the second tunnel oxide layer to convert at least a portion of the second tunnel oxide layer into an oxynitride layer.Type: ApplicationFiled: December 3, 2019Publication date: July 2, 2020Inventors: Bo Yun KIM, Se Ho LEE