Patents by Inventor Bonnie I. Wang
Bonnie I. Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6366121Abstract: A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of regions. The output signals of several regions share a group of drivers for applying region output signals to interconnection conductors that convey signals between regions. This conserves driver resources and increases signal routing flexibility. Various approaches can be used for configuring the interconnection conductors to also conserve interconnection conductor resources. Logic regions may be used to directly drive specific input/output cells, thereby simplifying signal routing to the I/O cells and also possibly simplifying the structure of the I/O cells (e.g., by allowing certain I/O cell functions to be performed in the associated logic region).Type: GrantFiled: May 25, 2001Date of Patent: April 2, 2002Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 6346827Abstract: A programmable input/output circuit for a programmable logic device input/output pin can be configured in a standard I/O mode, or in a reference voltage mode. The circuit includes a tristatable, but otherwise standard I/O buffer as well as a reference voltage clamp circuit. In reference voltage mode, the I/O circuit is tristated, and the reference voltage clamp circuit passes a reference voltage from the I/O pin to a reference voltage bus. In standard I/O mode, the I/O buffer is operational. The reference voltage clamp circuit isolates the I/O pin from the reference voltage bus and may include undervoltage and overvoltage protection to prevent disturbance of the reference voltage bus by an out-of-range I/O signal.Type: GrantFiled: August 4, 1999Date of Patent: February 12, 2002Assignee: Altera CorporationInventors: Wayne Yeung, Chiakang Sung, Myron W. Wong, Khai Nguyen, Bonnie I. Wang, Xiaobao Wang, Joseph Huang, In Whan Kim
-
Patent number: 6335636Abstract: A programmable input/output circuit for a programmable logic device input/output pin can be configured in a standard I/O mode, or in a reference voltage mode. The circuit includes a tristatable, but otherwise standard I/O buffer as well as a reference voltage clamp circuit. In reference voltage mode, the I/O circuit is tristated, and the reference voltage clamp circuit passes a reference voltage from the I/O pin to a reference voltage bus. In standard I/O mode, the I/O buffer is operational. The reference voltage clamp circuit isolates the I/O pin from the reference voltage bus and may include undervoltage and overvoltage protection to prevent disturbance of the reference voltage bus by an out-of-range I/O signal.Type: GrantFiled: May 1, 2001Date of Patent: January 1, 2002Assignee: Altera CorporationInventors: Wayne Yeung, Chiakang Sung, Myron W. Wong, Khai Nguyen, Bonnie I. Wang, Xiaobao Wang, Joseph Huang, Im Whan Kim
-
Publication number: 20010035773Abstract: Circuitry is provided to individually configure each I/O of an integrated circuit to be compatible with a different LVTTL I/O standards. This can be done with only one I/O supply voltage, where that voltage is the highest of the I/O voltages needed in a particular application. The circuitry operates by regulating the output voltage of the I/O cell so that it is above the VOH and below the maximum VIH for the LVTTL standard for which it will comply with. Since each I/O cell is individually configurable, any I/O can drive out to any LVTTL specification.Type: ApplicationFiled: July 3, 2001Publication date: November 1, 2001Inventors: Cameron McClintock, Richard G. Cliff, Bonnie I. Wang
-
Publication number: 20010022519Abstract: A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of regions. The output signals of several regions share a group of drivers for applying region output signals to interconnection conductors that convey signals between regions. This conserves driver resources and increases signal routing flexibility. Various approaches can be used for configuring the interconnection conductors to also conserve interconnection conductor resources. Logic regions may be used to directly drive specific input/output cells, thereby simplifying signal routing to the I/O cells and also possibly simplifying the structure of the I/O cells (e.g., by allowing certain I/O cell functions to be performed in the associated logic region).Type: ApplicationFiled: May 25, 2001Publication date: September 20, 2001Applicant: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, Christopher F. Lane, Fung Fung Lee, Cameron McClintock, David W. Mendel, Ninh D. Ngo, Bruce B. Pedersen, Srinivas T. Reddy, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 6292116Abstract: Techniques and circuitry are provided to handle high frequency input data. The techniques and circuitry take a high-frequency serial input data stream and covert it into parallel form for handling within the integrated circuit. The circuitry ensures the high frequency data is strobed properly by accounting for skew between the high frequency data input and clock input. In an implementation, multiple clock strobes are generated having the same frequency but different phase. A predetermined series of bits is input to the high frequency input into the circuitry for training. One of the multiple clock strobes is selected based on which one correctly determines the bits in the predetermined input data stream. This clock strobe is selected to strobe the high frequency data input for the integrated circuit. In an embodiment, the high frequency data input is an LVDS input of a programmable logic integrated circuit.Type: GrantFiled: May 16, 2000Date of Patent: September 18, 2001Assignee: Altera CorporationInventors: Bonnie I. Wang, Chiakang Sung, In Whan Kim, Wayne Yeung, Xiaobao Wang, Khai Nguyen, Joseph Huang
-
Publication number: 20010020851Abstract: An improved interconnection between horizontal conductors and the input to logic elements. A signal regeneration circuit is provided in the path between the horizontal conductor and the logic element, thereby isolating and boosting the signal. This allows for faster switching operation. A path is provided allowing the selective routing of signals from the horizontal conductors to the vertical conductors, without passing through a logic element. Also, a path is provided to allow a horizontal conductors to be routed to any of a plurality of vertical conductors.Type: ApplicationFiled: December 15, 2000Publication date: September 13, 2001Applicant: Altera CorporationInventors: Joseph Huang, Chiakang Sung, Bonnie I. Wang, Khai Nguyen, Xiaobao Wang, Richard G. Cliff
-
Patent number: 6271681Abstract: A programmable logic integrated circuit device has several features which help it perform according to the PCI Special Interest Group's Peripheral Component Interface (“PCI”) signaling protocol. Regions of programmable logic within the device are closely coupled to the data signal output pins and clock signal input pins such that delay between application of a clock signal to the device and output of a data signal from the device is within PCI signal standards for delay. The device also includes output circuitry that can be configured to selectively invert signals to output enable and data input enable terminals of the output circuitry.Type: GrantFiled: September 14, 1999Date of Patent: August 7, 2001Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, David W. Mendel, Bruce B. Pedersen, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 6271729Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL”) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides a substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: GrantFiled: December 13, 2000Date of Patent: August 7, 2001Assignee: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R. N. Bielby
-
Patent number: 6271679Abstract: Circuitry is provided to individually configure each I/O of an integrated circuit to be compatible with a different LVTTL I/O standards. This can be done with only one I/O supply voltage, where that voltage is the highest of the I/O voltages needed in a particular application. The circuitry operates by regulating the output voltage of the I/O cell so that it is above the VOH and below the maximum VIH for the LVTTL standard for which it will comply with. Since each I/O cell is individually configurable, any I/O can drive out to any LVTTL specification.Type: GrantFiled: March 23, 2000Date of Patent: August 7, 2001Assignee: Altera CorporationInventors: Cameron McClintock, Richard G. Cliff, Bonnie I. Wang
-
Patent number: 6262595Abstract: An improved interconnection between horizontal conductors and the input to logic elements. A signal regeneration circuit is provided in the path between the horizontal conductor and the logic element, thereby isolating and boosting the signal. This allows for faster switching operation. A path is provided allowing the selective routing of signals from the horizontal conductors to the vertical conductors, without passing through a logic element. Also, a path is provided to allow a horizontal conductors to be routed to any of a plurality of vertical conductors.Type: GrantFiled: June 9, 1998Date of Patent: July 17, 2001Assignee: Altera CorporationInventors: Joseph Huang, Chiakang Sung, Bonnie I. Wang, Khai Nguyen, Xiaobao Wang, Richard G. Cliff
-
Patent number: 6259272Abstract: A programmable logic array integrated circuit device has a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of regions. The output signals of several regions share a group of drivers for applying region output signals to interconnection conductors that convey signals between regions. This conserves driver resources and increases signal routing flexibility. Various approaches can be used for configuring the interconnection conductors to also conserve interconnection conductor resources. Logic regions may be used to directly drive specific input/output cells, thereby simplifying signal routing to the I/O cells and also possibly simplifying the structure of the I/O cells (e.g., by allowing certain I/O cell functions to be performed in the associated logic region).Type: GrantFiled: June 9, 1999Date of Patent: July 10, 2001Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Chiakang Sung, Bonnie I. Wang, Bruce B. Pedersen
-
Patent number: 6252419Abstract: An LVDS interface for a programmable logic device uses phase-locked loop (“PLL”) circuits to provide data clocks for data input and output. The PLL clocks are highly accurate and each includes a multiply-by-W counter so that a multiplied and an unmultiplied clock are available. The multiplied clock is used to clock data into or out of a shift register chain serially. The unmultiplied clock is used to load or read the registers in the shift register chain in parallel. Providing both the multiplied and unmultiplied clocks from a single PLL assures that the clocks are in proper phase relationship so that the serial inputting or outputting, and the parallel loading or unloading, are properly synchronized.Type: GrantFiled: August 4, 1999Date of Patent: June 26, 2001Assignee: Altera CorporationInventors: Chiakang Sung, Bonnie I. Wang, Richard G. Cliff
-
Patent number: 6236231Abstract: A programmable logic device is equipped for low voltage differential signaling (“LVDS”) by providing an LVDS input buffer and/or an LVDS output buffer on the device. I/O pins on the device that are used together in pairs for LVDS can alternatively be used individually for other types of signaling. The LVDS buffers are constructed to give good performance and to meet LVDS specifications despite variations due to temperature, manufacturing process inconsistency, and power supply changes.Type: GrantFiled: June 25, 1999Date of Patent: May 22, 2001Assignee: Altera CorporationInventors: Khai Nguyen, Xiaobao Wang, In Whan Kim, Chiakang Sung, Richard G. Cliff, Joseph Huang, Bonnie I. Wang, Wayne Yeung
-
Publication number: 20010000426Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL” ) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides a substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: ApplicationFiled: December 13, 2000Publication date: April 26, 2001Applicant: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R.N. Bielby
-
Patent number: 6204688Abstract: A programmable logic array integrated circuit device includes a plurality of regions of programmable logic disposed on the device in a two-dimensional array of intersecting rows and columns of such regions. Each row has a plurality of adjacent horizontal conductors, and each column has a plurality of adjacent vertical conductors. The regions in a row are interspersed with groups of local conductors which interconnect the adjacent regions and the associated horizontal and vertical conductors. The local conductors can also be used for intra-region communication, as well as communication between adjacent regions. Secondary signals such as clocks and clears for the regions can be drawn either from dedicated secondary signal conductors or normal region inputs. Memory cell requirements for region input signal selection are reduced by various techniques for sharing these memory cells.Type: GrantFiled: December 9, 1998Date of Patent: March 20, 2001Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, David W. Mendel, Bruce B. Pedersen, Chiakang Sung, Kerry Veenstra, Bonnie I. Wang
-
Patent number: 6177844Abstract: A programmable logic device is provided with phase-locked loop (“PLL”) or delay-locked loop (“DLL”) circuitry in which the feedback loop circuitry substantially parallels and duplicates a portion of the clock signal distribution network on the device that receives the main PLL/DLL output signal. In this way the distributed feedback loop circuit more readily provides aL substantially exact match for the distributed delay experienced by the signal propagating through the clock signal distribution network that the PLL/DLL circuitry serves.Type: GrantFiled: September 9, 1999Date of Patent: January 23, 2001Assignee: Altera CorporationInventors: Chiakang Sung, Joseph Huang, Bonnie I. Wang, Robert R. N. Bielby
-
Patent number: 6127844Abstract: A programmable logic integrated circuit device has several features which help it perform according to the PCI Special Interest Group's Peripheral Component Interface ("PCI") signaling protocol. Some of the registers on the device are closely coupled for data input and output to data signal input/output pins of the device. The clock signal input terminals of at least these registers are also closely coupled to the clock signal input pin of the device. Programmable input delay is provided between the data signal input/output pins and the data input terminals of the above-mentioned registers to help compensate for clock signal skew on the device.Type: GrantFiled: August 28, 1997Date of Patent: October 3, 2000Assignee: Altera CorporationInventors: Richard G. Cliff, Joseph Huang, Chiakang Sung, Bonnie I. Wang
-
Patent number: 6114915Abstract: Method and circuitry for a frequency synthesizer having wide operating frequency range. The frequency synthesizer uses multiple programmable loadable counters in a phase-locked loop arrangement to generate any combination of clock frequencies based on user programmed values. In a specific embodiment of the invention, the phase-locked loop includes a voltage-controlled oscillator with a built-in programmable phase shift. The present invention further provides a preferred embodiment for a high speed loadable down counter for use in the frequency synthesizer.Type: GrantFiled: March 23, 1999Date of Patent: September 5, 2000Assignee: Altera CorporationInventors: Joseph Huang, Xiaobao Wang, Chiakang Sung, Bonnie I. Wang, Khai Nguyen, Wayne Yeung, In Whan Kim
-
Patent number: 5999015Abstract: A programmable logic device has subregions of programmable logic grouped together in logic regions. The subregions in each region share several control signals, which can be selected either from relatively global conductors on the device or from data inputs to the region. The control signals allow synchronous or asynchronous clearing of a register in each subregion. The control signals also allow synchronous loading of the register in each subregion, and the data loaded can be either one of the data inputs to the subregion (so-called lonely register operation) or a signal produced by the logic of the subregion.Type: GrantFiled: July 29, 1997Date of Patent: December 7, 1999Assignee: Altera CorporationInventors: Richard G. Cliff, Francis B. Heile, Joseph Huang, David W. Mendel, Bruce B. Pedersen, Chiakang Sung, Bonnie I. Wang