Patents by Inventor Bo-Yu Chen
Bo-Yu Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11966241Abstract: A circuit includes a voltage divider circuit configured to generate a feedback voltage according to an output voltage, an operational amplifier configured to output a driving signal according to the feedback voltage and a reference voltage and a pass gate circuit including multiple current paths. The current paths are controlled by the driving signal and connected in parallel between the voltage divider circuit and a power reference node.Type: GrantFiled: February 11, 2022Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Neng Chen, Yen-Lin Liu, Chia-Wei Hsu, Jo-Yu Wu, Chang-Fen Hu, Shao-Yu Li, Bo-Ting Chen
-
Publication number: 20240119283Abstract: A method of performing automatic tuning on a deep learning model includes: utilizing an instruction-based learned cost model to estimate a first type of operational performance metrics based on a tuned configuration of layer fusion and tensor tiling; utilizing statistical data gathered during a compilation process of the deep learning model to determine a second type of operational performance metrics based on the tuned configuration of layer fusion and tensor tiling; performing an auto-tuning process to obtain a plurality of optimal configurations based on the first type of operational performance metrics and the second type of operational performance metrics; and configure the deep learning model according to one of the plurality of optimal configurations.Type: ApplicationFiled: October 6, 2023Publication date: April 11, 2024Applicant: MEDIATEK INC.Inventors: Jui-Yang Hsu, Cheng-Sheng Chan, Jen-Chieh Tsai, Huai-Ting Li, Bo-Yu Kuo, Yen-Hao Chen, Kai-Ling Huang, Ping-Yuan Tseng, Tao Tu, Sheng-Je Hung
-
Publication number: 20240116090Abstract: Provided are a tank support jig and a tank cleaning method. The tank support jig for supporting a cylindrical tank includes a curved body having a first end and a second end that face with an interval in between; and a connecting member disposed across the interval, the connecting member connecting the first end and the second end of the curved body such that the interval is adjustable, in which the curved body and the connecting member form an annular structure for the tank that is to be placed horizontally inside the annular structure with the curved body in close contact with at least part of an outer circumferential face of the tank along a circumferential direction of the tank.Type: ApplicationFiled: January 28, 2022Publication date: April 11, 2024Inventors: Chun Cheng Chen, Chi Hsing Fu, Katsuyuki Ebisawa, Bo Yu Lin
-
Publication number: 20240114207Abstract: A media docking device includes an input module, an output module and a processing module. The input module is electrically connected to a media source device for receiving media data. The output module is electrically connected to a media play device. The processing module determines if an instruction is received from the media source device or a remote device. If the instruction is not received, the processing module transfers the media data to the output module to transmit to the media play device. If the instruction is received, the processing module limits a transmission of the media data according to the instruction, such that the media data will not be completely played by the media play device.Type: ApplicationFiled: October 4, 2023Publication date: April 4, 2024Inventors: Chien-Wei CHEN, Tsung-Han LI, You-Wen CHIOU, Kuan-Chi CHOU, Bo Yu LAI
-
Publication number: 20240111849Abstract: A media docking device includes an input circuit, an output circuit and a processing circuit. The input circuit is electrically connected to a media source device for receiving media data. The output circuit is electrically connected to a media play device. The processing circuit is electrically connected to the input circuit and the output circuit. The processing circuit determines if a verification procedure is passed. If the verification procedure is passed, the processing circuit transfers the media data to the media play device. If the verification procedure is not passed, the processing circuit limits a transmission of the media data, such that the media data will not be completely played by the media play device.Type: ApplicationFiled: October 4, 2023Publication date: April 4, 2024Inventors: Chien-Wei CHEN, Tsung-Han LI, You-Wen CHIOU, Kuan-Chi CHOU, Bo Yu LAI
-
Patent number: 11941821Abstract: An image sleep analysis method and system thereof are disclosed. During sleep duration, a plurality of visible-light images of a body are obtained. Positions of image differences are determined by comparing the visible-light images. A plurality of features of the visible-light images are identified and positions of the features are determined. According to the positions of the image differences and features, the motion intensities of the features are determined. Therefore, a variation of the motion intensities is analyzed and recorded to provide accurate sleep quality.Type: GrantFiled: December 30, 2020Date of Patent: March 26, 2024Assignee: YUN YUN AI BABY CAMERA CO., LTD.Inventors: Bo-Zong Wu, Meng-Ta Chiang, Chia-Yu Chen, Shih-Yun Shen
-
Publication number: 20240088155Abstract: A semiconductor device includes source/drain regions, a gate structure, a first gate spacer, and a dielectric material. The source/drain regions are over a substrate. The gate structure is laterally between the source/drain regions. The first gate spacer is on a first sidewall of the gate structure, and spaced apart from a first one of the source/drain regions at least in part by a void region. The dielectric material is between the first one of the source/drain regions and the void region. The dielectric material has a gradient ratio of a first chemical element to a second chemical element.Type: ApplicationFiled: November 15, 2023Publication date: March 14, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Bo-Yu LAI, Kai-Hsuan LEE, Wei-Yang LEE, Feng-Cheng YANG, Yen-Ming CHEN
-
Publication number: 20240066635Abstract: A laser machining device includes a pulsed laser generator, an accommodation chamber, a bandwidth broadening unit and a pulse compression unit. The pulsed laser generator is configured to emit a pulsed laser. The accommodation chamber has a gas inlet. The bandwidth broadening unit is disposed in the accommodation chamber, and is configured to broaden a frequency bandwidth of the pulsed laser to obtain a broad bandwidth pulsed laser. The pulse compression unit is disposed in the accommodation chamber. The bandwidth broadening unit and the pulse compression unit are arranged in order along a laser propagation path, and the pulse compression unit is configured to compress a pulse duration of the broad bandwidth pulsed laser.Type: ApplicationFiled: October 5, 2022Publication date: February 29, 2024Applicant: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yi-Chi LEE, Bo-Han CHEN, Chih-Hsuan LU, Ping-Han WU, Zih-Yi LI, Shang-Yu HSU
-
Publication number: 20240071758Abstract: A method for fabricating a high electron mobility transistor (HEMT) includes the steps of forming a buffer layer on a substrate, forming a barrier layer on the buffer layer, forming a p-type semiconductor layer on the barrier layer, forming a gate electrode layer on the p-type semiconductor layer, and patterning the gate electrode layer to form a gate electrode. Preferably, the gate electrode includes an inclined sidewall.Type: ApplicationFiled: September 23, 2022Publication date: February 29, 2024Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chih-Tung Yeh, You-Jia Chang, Bo-Yu Chen, Yun-Chun Wang, Ruey-Chyr Lee, Wen-Jung Liao
-
Publication number: 20240006525Abstract: A method for manufacturing a high electron mobility transistor device includes providing a substrate. A channel material, a barrier material, a polarization adjustment material and a conductive material are formed on the substrate. A hard mask layer is formed on the conductive material. The conductive material is patterned to form a conductive layer by using the hard mask layer as a mask. A plurality of protection layers is formed on sidewalls of the hard mask layer and the conductive layer. The polarization adjustment material is patterned to form a polarization adjustment layer by using the plurality of protection layers and the hard mask as masks. The plurality of protection layers is removed. A portion of the conductive layer is laterally removed to form a first gate conductive layer.Type: ApplicationFiled: July 21, 2022Publication date: January 4, 2024Applicant: United Microelectronics Corp.Inventors: Yuan Yu Chung, Bo-Yu Chen, You-Jia Chang, Lung-En Kuo, Kun-Yuan Liao, Chun-Lung Chen
-
Patent number: 11757615Abstract: A device includes feed-forward clock circuitry to provide a receiver (RX) clock to a sampler circuit that samples a data lane of a set of RX data lanes, the feed-forward clock circuitry having a temperature-induced delay. The device also includes an RX phase-locked loop (PLL) coupled between the feed-forward clock circuitry and the sampler circuit. The RX PLL includes a phase interpolator positioned in a feedback path of the RX PLL. The phase interpolator has a negative delay that matches the temperature-induced delay of the feed-forward clock circuitry to cause the sampler circuit to cancel out the common noise shared between the feed-forward clock circuitry and the data lane.Type: GrantFiled: November 8, 2021Date of Patent: September 12, 2023Assignee: NVIDIA CorporationInventors: Yi-Chieh Huang, Ying Wei, Chung-Ru Wu, Bo-Yu Chen, Haiming Tang
-
Patent number: 11688837Abstract: A light-emitting device, including a mount substrate, at least one light emitting element, a first light transparent member, a second light transparent member and a covering member, is disclosed. The at least one light emitting element is disposed on the mount substrate in a flip-chip manner. The first light transparent member is configured to receive the incident light emitting from the light emitting element, wherein the first light transparent member is formed of an inorganic substance and an inorganic phosphor, and includes a top surface and a first side surface contiguous to the top surface. The second light transparent member is disposed on the top surface of the first light transparent member and is formed of the inorganic substance and contains no the inorganic phosphor, and includes an externally exposed light emission surface and a second side surface contiguous to the externally exposed light emission surface.Type: GrantFiled: November 23, 2020Date of Patent: June 27, 2023Assignee: EVERLIGHT ELECTRONICS CO., LTD.Inventors: Hung-Hsiang Yeh, Robert Yeh, Tsung-Yuan Chen, Bo-Yu Chen
-
Publication number: 20230155595Abstract: A phase-locked loop (PLL) device includes a first phase detector to receive an in-phase reference clock and an in-phase feedback clock, the first phase detector to output a first phase error; a second phase detector to receive a quadrature reference clock and a quadrature feedback clock, the second phase detector to output a second phase error; a proportional path component to generate first current pulses from the first phase error and second current pulses from the second phase error; an integrator circuit coupled to the proportional path component, the integrator circuit to sum, within a current output signal, the first current pulses and the second current pulses; a ring oscillator to be driven by the current output signal; and a pair of phase interpolators coupled to an output of the ring oscillator, the pair of phase interpolators to respectively generate the in-phase feedback clock and the quadrature feedback clock.Type: ApplicationFiled: November 15, 2021Publication date: May 18, 2023Inventors: Yi-Chieh Huang, Ying Wei, Bo-Yu Chen
-
Publication number: 20230141897Abstract: A device includes feed-forward clock circuitry to provide a receiver (RX) clock to a sampler circuit that samples a data lane of a set of RX data lanes, the feed-forward clock circuitry having a temperature-induced delay. The device also includes an RX phase-locked loop (PLL) coupled between the feed-forward clock circuitry and the sampler circuit. The RX PLL includes a phase interpolator positioned in a feedback path of the RX PLL. The phase interpolator has a negative delay that matches the temperature-induced delay of the feed-forward clock circuitry to cause the sampler circuit to cancel out the common noise shared between the feed-forward clock circuitry and the data lane.Type: ApplicationFiled: November 8, 2021Publication date: May 11, 2023Inventors: Yi-Chieh Huang, Ying Wei, Chung-Ru Wu, Bo-Yu Chen, Haiming Tang
-
Patent number: 11646742Abstract: A phase-locked loop (PLL) device includes a first phase detector to receive an in-phase reference clock and an in-phase feedback clock, the first phase detector to output a first phase error; a second phase detector to receive a quadrature reference clock and a quadrature feedback clock, the second phase detector to output a second phase error; a proportional path component to generate first current pulses from the first phase error and second current pulses from the second phase error; an integrator circuit coupled to the proportional path component, the integrator circuit to sum, within a current output signal, the first current pulses and the second current pulses; a ring oscillator to be driven by the current output signal; and a pair of phase interpolators coupled to an output of the ring oscillator, the pair of phase interpolators to respectively generate the in-phase feedback clock and the quadrature feedback clock.Type: GrantFiled: November 15, 2021Date of Patent: May 9, 2023Assignee: NVIDIA CorporationInventors: Yi-Chieh Huang, Ying Wei, Bo-Yu Chen
-
Publication number: 20220271205Abstract: Alight-emitting diode includes an epitaxial unit, a first electrode, and a second electrode. One of the first electrode and the second electrode includes a first reflective layer, a wire-bonding electrode layer, a second reflective layer wrapping a portion of the wire-bonding electrode layer, and a stress adjustment layer which wraps around the first reflective layer. The first reflective layer includes platinum, and the second reflective layer includes a material which has a Mohs hardness of not less than 6. The stress adjustment layer has a Mohs hardness of not less than 6, and the stress adjustment layer has a thickness that is 65% to 75% of a thickness of the first reflective layer.Type: ApplicationFiled: May 11, 2022Publication date: August 25, 2022Inventors: BO-YU CHEN, YU-TSAI TENG, CHUNG-YING CHANG
-
Patent number: 11288219Abstract: A USB switching circuit includes a first multiplexer, a second multiplexer coupled with the first multiplexer through transmission paths, and a voltage regulation circuit coupled with the first and second multiplexers. The first multiplexer distributes first data signals to the transmission paths according to first control signals. The second multiplexer distributes a second data signal to the transmission paths according to second control signals. The voltage regulation circuit sets a maximum voltage and a minimum voltage of the first data signals to corresponding to a common voltage. The maximum voltage of the first data signals is not higher than a maximum voltage of the second control signals, or the minimum voltage of the first data signals is not lower than a minimum voltage of the second control signals. The first data signals and the second data signal are generated according to different communication protocols.Type: GrantFiled: October 27, 2020Date of Patent: March 29, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Kai-Yuan Yin, Wen-Bin Wu, Leaf Chen, Bo-Yu Chen
-
Patent number: 11258449Abstract: The present disclosure provides a clock data recovery apparatus. The clock data recovery apparatus includes a phase detection circuit, a digital filter, a phase-interpolating circuit and an oscillator circuit. The phase detection circuit receives and samples a data signal according to multiple reference clock signals having different phases, to generate a phase detection result. The digital filter performs accumulation on the phase detection result, to generate a phase-adjusting signal. The phase interpolator circuit performs phase adjustment on a source clock signal according to the phase-adjusting signal, in order to generate an injection clock signal. The oscillator circuit generates the reference clock signals according to the injection clock signal, in which the phases of the reference clock signals follow the phase of the injection clock signal.Type: GrantFiled: April 6, 2020Date of Patent: February 22, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yao-Chia Liu, Bo-Yu Chen
-
Publication number: 20210313493Abstract: A light-emitting device, including a mount substrate, at least one light emitting element, a first light transparent member, a second light transparent member and a covering member, is disclosed. The at least one light emitting element is disposed on the mount substrate in a flip-chip manner. The first light transparent member is configured to receive the incident light emitting from the light emitting element, wherein the first light transparent member is formed of an inorganic substance and an inorganic phosphor, and includes a top surface and a first side surface contiguous to the top surface. The second light transparent member is disposed on the top surface of the first light transparent member and is formed of the inorganic substance and contains no the inorganic phosphor, and includes an externally exposed light emission surface and a second side surface contiguous to the externally exposed light emission surface.Type: ApplicationFiled: November 23, 2020Publication date: October 7, 2021Inventors: Hung-Hsiang YEH, Robert YEH, Tsung-Yuan CHEN, Bo-Yu CHEN
-
Publication number: 20210141753Abstract: A USB switching circuit includes a first multiplexer, a second multiplexer coupled with the first multiplexer through transmission paths, and a voltage regulation circuit coupled with the first and second multiplexers. The first multiplexer distributes first data signals to the transmission paths according to first control signals. The second multiplexer distributes a second data signal to the transmission paths according to second control signals. The voltage regulation circuit sets a maximum voltage and a minimum voltage of the first data signals to corresponding to a common voltage. The maximum voltage of the first data signals is not higher than a maximum voltage of the second control signals, or the minimum voltage of the first data signals is not lower than a minimum voltage of the second control signals. The first data signals and the second data signal are generated according to different communication protocols.Type: ApplicationFiled: October 27, 2020Publication date: May 13, 2021Inventors: Kai-Yuan YIN, Wen-Bin WU, Leaf CHEN, Bo-Yu CHEN