Patents by Inventor Brian Winstead
Brian Winstead has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20120292683Abstract: A method of making a non-volatile memory cell includes forming a plurality of discrete storage elements. A tensile dielectric layer is formed among the discrete storage elements and provides lateral tensile stress to the discrete storage elements. A gate is formed over the discrete storage elements.Type: ApplicationFiled: May 19, 2011Publication date: November 22, 2012Inventors: Konstantin V. Loiko, Brian A. Winstead, Mehul D. Shroff
-
Publication number: 20120273889Abstract: A method for making a semiconductor device is provided which includes (a) providing a layer stack comprising a semiconductor layer (211) and a dielectric layer (209) disposed between the substrate and the semiconductor layer, (b) creating a trench (210) which extends through the semiconductor layer and which exposes a portion of the dielectric layer, the trench having a sidewall, (c) creating a spacer structure (221) which comprises a first material and which is adjacent to the sidewall of the trench, and (d) forming a stressor layer (223) which comprises a second material and which is disposed on the bottom of the trench.Type: ApplicationFiled: July 13, 2012Publication date: November 1, 2012Applicant: Freescale Semiconductor, Inc.Inventors: Konstantin V. LOIKO, Toni D. VAN GOMPEL, Rode R. MORA, Michael D. TURNER, Brian A. WINSTEAD, Mark D. HALL
-
Publication number: 20120261769Abstract: A semiconductor device comprises a semiconductor substrate and a select gate structure over a first portion of the semiconductor substrate. The select gate structure comprises a sidewall forming a corner with a second portion of the semiconductor substrate and a charge storage stack over an area comprising the second portion of the semiconductor substrate, the sidewall, and the corner. A corner portion of a top surface of the charge storage stack is non-conformal with the corner, and the corner portion of the top surface of the charge storage stack has a radius of curvature measuring approximately one-third of a thickness of the charge storage stack over the second portion of the substrate or greater. A control gate layer is formed over the charge storage stack. A portion of the control gate layer conforms to the corner portion of the top surface of the charge storage stack.Type: ApplicationFiled: April 13, 2011Publication date: October 18, 2012Inventors: CHEONG M. HONG, BRIAN A. WINSTEAD
-
Patent number: 8283244Abstract: A one-transistor dynamic random access memory (DRAM) cell includes a transistor which has a first source/drain region, a second source/drain region, a body region between the first and second source/drain regions, and a gate over the body region. The first source/drain region includes a Schottky diode junction with the body region and the second source/drain region includes an n-p diode junction with the body region.Type: GrantFiled: September 11, 2009Date of Patent: October 9, 2012Assignee: Freescale Semiconductor, Inc.Inventors: James D. Burnett, Brian A. Winstead
-
Publication number: 20120241839Abstract: Embodiments include a split-gate non-volatile memory cell that is formed having a control gate and a select gate, where at least a portion of the control gate is formed over the select gate. A charge storage layer is formed between the select gate and the control gate. The select gate is formed using a first conductive layer and a second conductive layer. The second conductive layer is formed over the first conductive layer and has a lower resistivity than the first conductive layer. In one embodiment, the first conductive layer is polysilicon and the second conductive layer is titanium nitride (TiN). In another embodiment, the second conductive layer may be a silicide or other conductive material, or combination of conductive materials having a lower resistivity than the first conductive layer.Type: ApplicationFiled: April 17, 2012Publication date: September 27, 2012Applicant: Freescale Semiconductor, Inc.Inventors: TED R. WHITE, Gowrishankar L. Chindalore, Brian A. Winstead
-
Patent number: 8263463Abstract: A split gate nonvolatile memory cell on a semiconductor layer is made by forming a gate dielectric over the semiconductor layer. A first layer of gate material is deposited over the gate dielectric. The first layer of gate material is etched to remove a portion of the first layer of gate material over a first portion of the semiconductor layer and to leave a select gate portion having a sidewall adjacent to the first portion. A treatment is applied over the semiconductor layer to reduce a relative oxide growth rate of the sidewall to the first portion. Oxide is grown on the sidewall to form a first oxide on the sidewall and on the first portion to form a second oxide on the first portion after the applying the treatment. A charge storage layer is formed over the first oxide and along the second oxide. A control gate is formed over the second oxide and adjacent to the sidewall.Type: GrantFiled: March 30, 2009Date of Patent: September 11, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Sung-Taeg Kang, Brian A. Winstead
-
Patent number: 8236638Abstract: A method for making a semiconductor device is provided which includes (a) providing a layer stack comprising a semiconductor layer (211) and a dielectric layer (209) disposed between the substrate and the semiconductor layer, (b) creating a trench (210) which extends through the semiconductor layer and which exposes a portion of the dielectric layer, the trench having a sidewall, (c) creating a spacer structure (221) which comprises a first material and which is adjacent to the sidewall of the trench, and (d) forming a stressor layer (223) which comprises a second material and which is disposed on the bottom of the trench.Type: GrantFiled: April 18, 2007Date of Patent: August 7, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Konstantin V. Loiko, Toni D. Van Gompel, Rode R. Mora, Michael D. Turner, Brian A. Winstead, Mark D. Hall
-
Patent number: 8163615Abstract: A method for forming a split-gate non-volatile memory (NVM) cell includes forming a first gate layer over a semiconductor substrate; forming a conductive layer over the first gate layer; patterning the first gate layer and the conductive layer to form a first sidewall, wherein the first sidewall comprises a sidewall of the first gate layer and a sidewall of the conductive layer; forming a first dielectric layer over the conductive layer and the semiconductor substrate, wherein the first dielectric layer overlaps the first sidewall; forming a second gate layer over the first dielectric layer, wherein the second gate layer is formed over the conductive layer and the first gate layer and overlaps the first sidewall; and patterning the first gate layer and the second gate layer to form a first gate and a second gate, respectively, of the split-gate NVM cell, wherein the second gate overlaps the first gate and a portion of the conductive layer remains between the first gate and the second gate.Type: GrantFiled: March 21, 2011Date of Patent: April 24, 2012Assignee: Freescale Semiconductor, Inc.Inventors: Ted R. White, Gowrishankar L. Chindalore, Brian A. Winstead
-
Patent number: 8048738Abstract: A method for forming a semiconductor device includes forming a dielectric layer over a substrate. The method further includes forming a select gate layer over the dielectric layer. The method further includes etching the select gate layer at a first etch rate to form a first portion of a sidewall of a select gate, wherein the step of etching the select gate layer at the first etch rate includes using an oxidizing agent to oxidize at least a top portion of the substrate underlying the dielectric layer to form an oxide layer. The method further includes etching the select gate layer at a second etch rate lower than the first etch rate to form a second portion of the sidewall of the select gate, wherein the step of etching the select gate layer at the second etch rate includes removing only a top portion of the dielectric layer.Type: GrantFiled: April 14, 2010Date of Patent: November 1, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Sung-Taeg Kang, Cheong Min Hong, Brian A. Winstead
-
Publication number: 20110256705Abstract: A method for forming a semiconductor device includes forming a dielectric layer over a substrate. The method further includes forming a select gate layer over the dielectric layer. The method further includes etching the select gate layer at a first etch rate to form a first portion of a sidewall of a select gate, wherein the step of etching the select gate layer at the first etch rate includes using an oxidizing agent to oxidize at least a top portion of the substrate underlying the dielectric layer to form an oxide layer. The method further includes etching the select gate layer at a second etch rate lower than the first etch rate to form a second portion of the sidewall of the select gate, wherein the step of etching the select gate layer at the second etch rate includes removing only a top portion of the dielectric layer.Type: ApplicationFiled: April 14, 2010Publication date: October 20, 2011Inventors: Sung-Taeg Kang, Cheong Min Hong, Brian A. Winstead
-
Patent number: 8035156Abstract: A method is disclosed for making a non-volatile memory cell on a semiconductor substrate. A select gate structure is formed over the substrate. The control gate structure has a sidewall. An epitaxial layer is formed on the substrate in a region adjacent to the sidewall. A charge storage layer is formed over the epitaxial layer. A control gate is formed over the charge storage layer. This allows for in-situ doping of the epitaxial layer under the select gate without requiring counterdoping. It is beneficial to avoid counterdoping because counterdoping reduces charge mobility and increases the difficulty in controlling threshold voltage. Additionally there may be formed a recess in the substrate and the epitaxial layer is formed in the recess, and a halo implant can be performed, prior to forming the epitaxial layer, through the recess into the substrate in the area under the select gate.Type: GrantFiled: September 30, 2008Date of Patent: October 11, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Gowrishankar L. Chindalore, Konstantin V. Loiko, Horacio P. Gasquet
-
Publication number: 20110220975Abstract: A semiconductor device is formed in a semiconductor layer. A gate stack is formed over the semiconductor layer and comprises a first conductive layer and a second layer over the first layer. The first layer is more conductive and provides more stopping power to an implant than the second layer. A species is implanted into the second layer. Source/drain regions are formed in the semiconductor layer on opposing sides of the gate stack. The gate stack is heated after the step of implanting to cause the gate stack to exert stress in the semiconductor layer in a region under the gate stack.Type: ApplicationFiled: May 20, 2011Publication date: September 15, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Brian A. Winstead, Konstantin V. Loiko, Voon-Yew Thean
-
Patent number: 7985649Abstract: A method of making a semiconductor device on a semiconductor layer is provided. The method includes: forming a select gate dielectric layer over the semiconductor layer; forming a select gate layer over the select gate dielectric layer; and forming a sidewall of the select gate layer by removing at least a portion of the select gate layer. The method further includes growing a sacrificial layer on at least a portion of the sidewall of the select gate layer and under at least a portion of the select gate layer and removing the sacrificial layer to expose a surface of the at least portion of the sidewall of the select gate layer and a surface of the semiconductor layer under the select gate layer. The method further includes forming a control gate dielectric layer, a charge storage layer, and a control gate layer.Type: GrantFiled: January 7, 2010Date of Patent: July 26, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Cheong M. Hong, Sung-Taeg Kang, Konstantin V. Loiko, Spencer E. Williams
-
Publication number: 20110165749Abstract: A method of making a semiconductor device on a semiconductor layer is provided. The method includes: forming a select gate dielectric layer over the semiconductor layer; forming a select gate layer over the select gate dielectric layer; and forming a sidewall of the select gate layer by removing at least a portion of the select gate layer. The method further includes growing a sacrificial layer on at least a portion of the sidewall of the select gate layer and under at least a portion of the select gate layer and removing the sacrificial layer to expose a surface of the at least portion of the sidewall of the select gate layer and a surface of the semiconductor layer under the select gate layer. The method further includes forming a control gate dielectric layer, a charge storage layer, and a control gate layer.Type: ApplicationFiled: January 7, 2010Publication date: July 7, 2011Inventors: Brian A. Winstead, Cheong M. Hong, Sung-Taeg Kang, Konstantin V. Loiko, Spencer E. Williams
-
Patent number: 7960267Abstract: A method of making a semiconductor device on a semiconductor layer includes: forming a gate dielectric over the semiconductor layer; forming a layer of gate material over the gate dielectric; etching the layer of gate material to form a select gate; forming a storage layer that extends over the select gate and over a portion of the semiconductor layer; depositing an amorphous silicon layer over the storage layer; etching the amorphous silicon layer to form a control gate; and annealing the semiconductor device to crystallize the amorphous silicon layer.Type: GrantFiled: March 31, 2009Date of Patent: June 14, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Konstantin V. Loiko, Brian A. Winstead, Taras A. Kirichenko
-
Patent number: 7960243Abstract: A semiconductor device (10) is formed in a semiconductor layer (12). A gate stack (16,18) is formed over the semiconductor layer and comprises a first conductive layer (22) and a second layer (24) over the first layer. The first layer is more conductive and provides more stopping power to an implant than the second layer. A species (46) is implanted into the second layer. Source/drain regions (52) are formed in the semiconductor layer on opposing sides of the gate stack. The gate stack is heated after the step of implanting to cause the gate stack to exert stress in the semiconductor layer in a region under the gate stack.Type: GrantFiled: May 31, 2007Date of Patent: June 14, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Brian A. Winstead, Konstantin V. Loiko, Voon-Yew Thean
-
Patent number: 7957190Abstract: A memory comprising a plurality of P-channel split-gate memory cells are organized in rows and columns. Each of the plurality of P-channel split-gate memory cells comprises a select gate, a control gate, a source region, a drain region, a channel region, and a charge storage layer comprising nanocrystals. Programming a memory cell of the plurality of P-channel split-gate memory cells comprises injecting electrons from a channel region of the memory cell to the charge storage layer. Erasing the memory cell comprises injecting holes from the channel region to the charge storage region.Type: GrantFiled: May 30, 2008Date of Patent: June 7, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Cheong M. Hong, Sung-Taeg Kang, Brian A. Winstead
-
Patent number: 7923328Abstract: A non-volatile memory cell including a substrate in which is formed a source region and a drain region defining a channel region between the source region and the drain region is provided. The non-volatile memory cell further includes a select gate structure overlying a first portion of the channel region. The non-volatile memory cell further includes a control gate structure formed overlying a second portion of the channel region, wherein the control gate structure includes a nanocrystal stack having a height, wherein the control gate structure has a convex shape in a corner region formed at an intersection of a first plane substantially parallel to a top surface of the substrate and a second plane substantially parallel to a side surface of the control gate structure, wherein a ratio of radius of the control gate structure in the corner region to the height of the nanocrystal stack is at least 0.5.Type: GrantFiled: April 15, 2008Date of Patent: April 12, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ted R. White, Brian A. Winstead
-
Patent number: 7923769Abstract: A non-volatile memory cell including a substrate in which is formed a source region and a drain region defining a channel region between the source region and the drain region is provided. The non-volatile memory cell further includes a select gate structure overlying a first portion of the channel region. The non-volatile memory cell further includes a control gate structure formed overlying a second portion of the channel region, wherein the control gate structure includes a nanocrystal stack having a height, wherein the control gate structure has a convex shape in a corner region formed at an intersection of a first plane substantially parallel to a top surface of the substrate and a second plane substantially parallel to a side surface of the control gate structure, wherein a ratio of radius of the control gate structure in the corner region to the height of the nanocrystal stack is at least 0.5.Type: GrantFiled: October 21, 2010Date of Patent: April 12, 2011Assignee: Freescale Semiconductor, Inc.Inventors: Ted R. White, Brian A. Winstead
-
Publication number: 20110031548Abstract: A non-volatile memory cell including a substrate in which is formed a source region and a drain region defining a channel region between the source region and the drain region is provided. The non-volatile memory cell further includes a select gate structure overlying a first portion of the channel region. The non-volatile memory cell further includes a control gate structure formed overlying a second portion of the channel region, wherein the control gate structure includes a nanocrystal stack having a height, wherein the control gate structure has a convex shape in a corner region formed at an intersection of a first plane substantially parallel to a top surface of the substrate and a second plane substantially parallel to a side surface of the control gate structure, wherein a ratio of radius of the control gate structure in the corner region to the height of the nanocrystal stack is at least 0.5.Type: ApplicationFiled: October 21, 2010Publication date: February 10, 2011Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: TED R. WHITE, BRIAN A. WINSTEAD