Patents by Inventor Calvin Todd Gabriel
Calvin Todd Gabriel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6822291Abstract: A method and apparatus thereof for fabricating an integrated circuit on a laminate having a gate electrode layer over a silicon dioxide layer. Detection of the gate etch endpoint signal is improved by maximizing the use of a faster etching dopant material (e.g., n-type dopant) and minimizing the use of a slower etching dopant material (e.g., p-type dopant) in the gate electrode layer. In one embodiment, a first portion of the gate electrode layer, substantially corresponding only to the location at which a gate is to be formed, is doped with the slower etching dopant material. The remaining portion of the gate electrode layer is doped with the faster etching dopant material; thus, more of the gate electrode layer is doped with the faster etching dopant material than with the slower etching dopant material. A gate mask is aligned over the gate electrode layer, and the unmasked portions of the gate electrode layer are removed using an etchant.Type: GrantFiled: February 11, 2003Date of Patent: November 23, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Calvin Todd Gabriel, Tammy D. Zheng, Emmanuel de Muizon, Linda A. Leard
-
Patent number: 6794294Abstract: A semiconductor device is manufactured using a small amount of nitrogen in the gate electrode etch process to minimize notching at the bottom of the electrode. Consistent with one embodiment of the present invention, the gate electrode etch process includes using a plasma-etch and selectively etching into the device layer to form the electrode with its lower sidewalls protected using a relatively small percentage of nitrogen in the plasma gas flow.Type: GrantFiled: November 9, 1999Date of Patent: September 21, 2004Assignee: Koninklijke Philips Electronics N.V.Inventors: Tammy Zheng, Calvin Todd Gabriel
-
Patent number: 6627536Abstract: A system and apparatus is provided for preventing damage to gate oxide due to ultraviolet radiation associated with semiconductor processes. Included is a substrate and a gate formed on the substrate. The gate includes a gate material layer and a gate oxide layer stacked on the substrate. A pair of spacers are situated on opposite sides of the gate. Deposited over the gate and the spacers is an ultraviolet radiation blocking material for preventing the ultraviolet radiation from damaging the gate oxide layer of the gate. Finally, at least one metal and intermetal oxide layer is positioned over the ultraviolet radiation blocking material. In an alternate embodiment, instead of the ultraviolet radiation blocking material being deposited over the gate and the spacers, the spacers are constructed from an ultraviolet radiation blocking material for preventing the ultraviolet radiation from damaging the gate oxide layer of the gate.Type: GrantFiled: February 27, 2001Date of Patent: September 30, 2003Assignee: Koninklijke Philips Electronics N.V.Inventor: Calvin Todd Gabriel
-
Publication number: 20030146472Abstract: A method and apparatus thereof for fabricating an integrated circuit on a laminate having a gate electrode layer over a silicon dioxide layer. Detection of the gate etch endpoint signal is improved by maximizing the use of a faster etching dopant material (e.g., n-type dopant) and minimizing the use of a slower etching dopant material (e.g., p-type dopant) in the gate electrode layer. In one embodiment, a first portion of the gate electrode layer, substantially corresponding only to the location at which a gate is to be formed, is doped with the slower etching dopant material. The remaining portion of the gate electrode layer is doped with the faster etching dopant material; thus, more of the gate electrode layer is doped with the faster etching dopant material than with the slower etching dopant material. A gate mask is aligned over the gate electrode layer, and the unmasked portions of the gate electrode layer are removed using an etchant.Type: ApplicationFiled: February 11, 2003Publication date: August 7, 2003Inventors: Calvin Todd Gabriel, Tammy D. Zheng, Emmanuel de Muizon, Linda A. Leard
-
Patent number: 6569757Abstract: A method of forming a co-axial interconnect line in a dielectric layer is provided. The method includes defining a trench in the dielectric layer and then forming a shield metallization layer within the trench. After forming the shield metallization layer, a conformal oxide layer is deposited within the shield metallization layer. A center conductor is then formed within the conformal oxide layer. Once the center conductor is formed, a fill oxide layer is deposited over the center conductor. A cap metallization layer is then formed over the fill oxide layer and is in contact with the shield metallization layer.Type: GrantFiled: October 28, 1999Date of Patent: May 27, 2003Assignee: Philips Electronics North America CorporationInventors: Milind Weling, Subhas Bothra, Calvin Todd Gabriel, Michael Misheloff
-
Patent number: 6545338Abstract: A method for making a semiconductor device with integrated CMOS circuitry and RF circuitry fabricated over a semiconductor wafer, and a semiconductor device with integrated CMOS circuitry and RF circuitry fabricated over a semiconductor wafer is provided. The method includes forming a lower metallization layer and a lower dielectric layer over the lower metallization layer. A metallization line is formed over the lower dielectric layer with an upper dielectric layer over the metallization line. An upper metallization layer is then formed over the upper dielectric layer. After this is completed, oxide spacers are formed along the sides of the lower dielectric layer, the metallization line, and the upper dielectric layer. Finally, an encapsulating metallization layer is formed over the oxide spacers such that the lower metallization layer, the upper metallization layer and the encapsulating metallization layer define an outer shield and the metallization line defines an inner conductor of an RF line.Type: GrantFiled: October 28, 1999Date of Patent: April 8, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Subhas Bothra, Calvin Todd Gabriel, Michael Misheloff, Milind Weling
-
Patent number: 6541359Abstract: A method and apparatus thereof for fabricating an integrated circuit on a laminate having a gate electrode layer over a silicon dioxide layer. Detection of the gate etch endpoint signal is improved by maximizing the use of a faster etching dopant material (e.g., n-type dopant) and minimizing the use of a slower etching dopant material (e.g., p-type dopant) in the gate electrode layer. In one embodiment, a first portion of the gate electrode layer, substantially corresponding only to the location at which a gate is to be formed, is doped with the slower etching dopant material. The remaining portion of the gate electrode layer is doped with the faster etching dopant material; thus, more of the gate electrode layer is doped with the faster etching dopant material than with the slower etching dopant material. A gate mask is aligned over the gate electrode layer, and the unmasked portions of the gate electrode layer are removed using an etchant.Type: GrantFiled: January 31, 2000Date of Patent: April 1, 2003Assignee: Koninklijke Philips Electronics N.V.Inventors: Calvin Todd Gabriel, Tammy D. Zheng, Emmanuel de Muizon, Linda A. Leard
-
Patent number: 6410210Abstract: A system and apparatus is provided for preventing damage to gate oxide due to ultraviolet radiation associated with semiconductor processes. Included is a substrate and a gate formed on the substrate. The gate includes a gate material layer and a gate oxide layer stacked on the substrate. A pair of spacers are situated on opposite sides of the gate. Deposited over the gate and the spacers is an ultraviolet radiation blocking material for preventing the ultraviolet radiation from damaging the gate oxide layer of the gate. Finally, at least one metal and intermetal oxide layer is positioned over the ultraviolet radiation blocking material. In an alternate embodiment, instead of the ultraviolet radiation blocking material being deposited over the gate and the spacers, the spacers are constructed from an ultraviolet radiation blocking material for preventing the ultraviolet radiation from damaging the gate oxide layer of the gate.Type: GrantFiled: May 20, 1999Date of Patent: June 25, 2002Assignee: Philips SemiconductorsInventor: Calvin Todd Gabriel
-
Patent number: 6387720Abstract: A waveguide structure and method of making a waveguide for communicating optical signals is provided. The waveguide structure is made using standard CMOS fabrication operations and is integrated on the same chip having digital CMOS circuitry. An example method of making the waveguide includes forming a contact through a dielectric layer down to a substrate and coating sidewalls of the contact with a first metallization coating. The contact is then filled with a dielectric material. A partial waveguide structure is formed over the first metallization coating and the dielectric material of the contact. The partial waveguide structure is defined by a waveguide dielectric structure and a second metallization coating that is defined over the waveguide dielectric structure. A third metallization coating is then formed to define spacers along sides of the partial waveguide structure, the first metallization coating, the second metallization coating.Type: GrantFiled: December 14, 1999Date of Patent: May 14, 2002Assignee: Phillips Electronics North America CorporationInventors: Michael Misheloff, Subhas Bothra, Calvin Todd Gabriel, Milind Weling
-
Patent number: 6361706Abstract: In a method for treating perfluorocompound gas contained in exhaust emissions from plasma processing a plasma abatement device is first provided downstream of a plasma processing chamber. Next, perfluorocompound gas contained in exhaust emissions from the plasma processing chamber is channeled into the plasma abatement device. A gas containing water vapor is then introduced into the plasma abatement device. In a method for reducing the amount of perfluorocompound gas contained in exhaust emissions from plasma processing exhaust emissions from plasma processing containing a perfluorocompound gas are contacted with a gas containing water vapor. The exhaust emissions from plasma processing containing the perfluorocompound gas may be contacted with the gas containing water vapor in either a plasma abatement device provided downstream of a plasma processing chamber or directly in the plasma processing chamber. A method for forming an integrated circuit also is described.Type: GrantFiled: August 13, 1999Date of Patent: March 26, 2002Assignee: Philips Electronics North America Corp.Inventor: Calvin Todd Gabriel
-
Patent number: 6342428Abstract: For use with a sub-micron semiconductor process, a trench isolation process improves the etch profile of trenches among dense and isolated lines. In an example embodiment, a process forms a dielectric stack of silicon dioxide, silicon nitride and silicon oxynitride on a silicon substrate. Photolithography and etch define trench regions in the silicon substrate through the dielectric stack. Silicon oxynitride acts as a hard mask reducing differences in the sidewall slope among dense areas of the semiconductor device and the sparse areas of the semiconductor device.Type: GrantFiled: October 4, 1999Date of Patent: January 29, 2002Assignee: Philips Electronics North America Corp.Inventors: Tammy Zheng, Calvin Todd Gabriel, Edward K. Yeh
-
Patent number: 6297170Abstract: The present invention relates to semiconductor devices in general, and more particularly to semiconductor devices having anti-reflective coatings to aid in the patterning of a reflective layer thereon to form, for example, a gate electrode. The invention also relates to methods for making a semiconductor having a patterned reflective layer.Type: GrantFiled: June 23, 1998Date of Patent: October 2, 2001Assignee: VLSI Technology, Inc.Inventors: Calvin Todd Gabriel, Jacob Haskell, Satyendra Sethi
-
Publication number: 20010012690Abstract: In modern sub-micron technologies with aggressive design rules, it is not always possible to have complete overlap of conductive lines with underlying vias. A process for manufacturing a semiconductor device having metal interconnects reduces or eliminates the recessing of metal in the vias, particularly when the metal in the vias is aluminum or an aluminum alloy. By manipulating the etch chemistry so that the etch rates of the aluminum alloy, the surrounding barrier metals, and the dielectric are comparable, it is possible to perform the metal over etch without forming voids in the exposed portion of the via. By eliminating the voids, thinning of the vias due to the presence of recesses is minimized, and electrical connections are less susceptible to electromigration. Consequently, device yield and reliability are increased.Type: ApplicationFiled: February 1, 2001Publication date: August 9, 2001Applicant: Philips Semiconductors, Inc.Inventors: Tammy Zheng, Calvin Todd Gabriel, Samit Sengupta
-
Patent number: 6255226Abstract: In modern sub-micron technologies with aggressive design rules, it is not always possible to have complete overlap of conductive lines with underlying vias. A process for manufacturing a semiconductor device having metal interconnects reduces or eliminates the recessing of metal in the vias, particularly when the metal in the vias is aluminum or an aluminum alloy. By manipulating the etch chemistry so that the etch rates of the aluminum alloy, the surrounding barrier metals, and the dielectric are comparable, it is possible to perform the metal over etch without forming voids in the exposed portion of the via. By eliminating the voids, thinning of the vias due to the presence of recesses is minimized, and electrical connections are less susceptible to electromigration. Consequently, device yield and reliability are increased.Type: GrantFiled: December 1, 1998Date of Patent: July 3, 2001Assignee: Philips Semiconductor, Inc.Inventors: Tammy Zheng, Calvin Todd Gabriel, Samit Sengupta
-
Patent number: 6207565Abstract: A method for preparing a semiconductor substrate for subsequent silicide formation. In one embodiment, the present invention subjects the semiconductor substrate to an ashing environment. In the present embodiment, the ashing environment is comprised of H2O vapor, and a gaseous fluorocarbon or a fluorinated hydrocarbon gas. In so doing, contaminants on the semiconductor substrate are removed. Next, the present invention subjects a mask covering a polysilicon stack to a mask-removal ashing environment. In the present embodiment, the mask-removal ashing environment is comprised of an O2 plasma. In so doing, the mask covering the polysilicon stack is removed. As a result, the semiconductor substrate and the top surface of the polysilicon stack are prepared for subsequent silicide formation thereon.Type: GrantFiled: January 13, 2000Date of Patent: March 27, 2001Assignee: VLSI Technology, IncInventors: Edward K. Yeh, Calvin Todd Gabriel, Samit Sengupta
-
Patent number: 6107158Abstract: A shallow trench isolation structure and method for forming such structure. In one embodiment, the semiconductor device isolating structure of the present invention includes a trench formed into a semiconductor substrate. A cross-section of the trench has a first sidewall sloping inwardly towards the center of a substantially planar bottom surface, and a second sidewall sloping inwardly towards the center of the substantially planar bottom surface. Additionally, a cross section of the trench has a first rounded bottom trench corner at an interface of the first sidewall and the substantially planar bottom surface, and a second rounded bottom trench corner at an interface of the second sidewall and the substantially planar bottom surface.Type: GrantFiled: March 25, 1998Date of Patent: August 22, 2000Assignee: VLSI Technology, Inc.Inventors: Jie Zheng, Calvin Todd Gabriel, Suzanne Monsees
-
Patent number: 6027950Abstract: A method for preventing oxygen microloading of an SOG layer. In one embodiment of the present invention, hydrogen is introduced into an etching environment. An etching step is then performed within the etching environment. During the etching step an SOG layer overlying a TEOS layer is etched until at least a portion of the underlying TEOS layer is exposed. The etching step continues and etches at least some of the exposed portion of the TEOS layer. During etching, the etched TEOS layer releases oxygen. The hydrogen present in the etching environment scavenges the released oxygen. As a result, the released oxygen does not microload the SOG layer. Thus, the etchback rate of the SOG layer is not significantly affected by the released oxygen, thereby allowing for controlled etchback of the SOG layer.Type: GrantFiled: August 5, 1997Date of Patent: February 22, 2000Assignee: VLSI Technology, Inc.Inventors: Ian Robert Harvey, Calvin Todd Gabriel
-
Patent number: 6013558Abstract: A method of isolating a semiconductor device by shallow trench isolation is provided by: (a) etching a trench into the surface of an integrated circuit; (b) depositing an oxide in the trench so that at least the upper portion of the oxide is silicon-rich; (c) providing a polysilicon gate electrode on the surface of the integrated circuit, with the gate electrode being provided substantially adjacent to the trench with a space between the trench and the gate electrode; (d) providing a spacer oxide to cover the trench oxide, the gate electrode and the space between the trench and the gate electrode, so that the spacer oxide has near-stoichiometric levels of silicon; and (e) etching the spacer oxide from the surface of the integrated circuit under conditions effective to selectively etch the spacer oxide from the upper surface of the integrated circuit and from the upper surface of the gate electrode without etching the trench oxide from the upper portion of the trench.Type: GrantFiled: August 6, 1997Date of Patent: January 11, 2000Assignee: VLSI Technology, Inc.Inventors: Ian Robert Harvey, Calvin Todd Gabriel, Milind Ganesh Weling
-
Patent number: 5976987Abstract: A self-aligned contact etch and method for forming a self-aligned contact etch. In one embodiment, the present invention performs an oxide selective etch to form an opening originating at a top surface of a photoresist layer. The opening extends through an underlying oxide layer, and terminates at a top surface of a nitride layer which underlies the oxide layer. Next, the present invention performs a nitride selective etch to extend the opening through the nitride layer to an underlying contact layer. In the present invention, the nitride selective etch causes the photoresist layer to be etched/receded. The nitride selective etch of the present invention further causes the oxide layer to be etched at and near the opening at the interface between the photoresist layer and the oxide layer. As a result, the opening is rounded at the top edge thereof when the layer of photoresist is removed.Type: GrantFiled: October 3, 1997Date of Patent: November 2, 1999Assignee: VLSI Technology, Inc.Inventors: Ian Robert Harvey, Calvin Todd Gabriel, Subhas Bothra
-
Patent number: 5939765Abstract: A shallow trench isolation structure and method for forming such structure. In one embodiment, the semiconductor device isolating structure of the present invention includes a trench formed into a semiconductor substrate. A cross-section of the trench has a first sidewall sloping inwardly towards the center of a substantially planar bottom surface, and a second sidewall sloping inwardly towards the center of the substantially planar bottom surface. Additionally, a cross section of the trench has a first rounded bottom trench corner at an interface of the first sidewall and the substantially planar bottom surface, and a second rounded bottom trench corner at an interface of the second sidewall and the substantially planar bottom surface.Type: GrantFiled: November 24, 1997Date of Patent: August 17, 1999Assignee: VLSI Technology, Inc.Inventors: Jie Zheng, Calvin Todd Gabriel, Suzanne Monsees