Patents by Inventor CARL H. NAYLOR
CARL H. NAYLOR has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 12369382Abstract: Embodiments of the disclosure are directed to advanced integrated circuit (IC) structure fabrication and, in particular, to IC structures with graphene contacts. Other embodiments may be disclosed or claimed.Type: GrantFiled: September 24, 2021Date of Patent: July 22, 2025Assignee: Intel CorporationInventors: Carl H. Naylor, Kirby Maxey, Kevin P. O'Brien, Chelsey Dorow, Sudarat Lee, Ashish Verma Penumatcha, Uygar E. Avci, Matthew V. Metz, Scott B. Clendenning
-
Patent number: 12354957Abstract: Techniques are provided herein for forming interconnect structures, such as conductive vias or contacts, that are protected from subsequent processing that includes reactive gas or plasma. A conductive via or contact within an interconnect layer may be formed with a capping layer having a different material to protect the underlying metal material from reacting with certain reactive gas or plasma elements. In some examples, a ruthenium capping layer is formed over a copper via to protect the copper. Other capping layer materials may include tungsten, cobalt, or molybdenum. In some embodiments, the entire conductive via may be formed using one of ruthenium, tungsten, cobalt, or molybdenum, to avoid the use of more reactive metals, such as copper. The capping layer (or less reactive metals) are used to protect the via during a barrier layer doping process that uses a gas or plasma including a chalcogen element (e.g., sulfur and/or selenium).Type: GrantFiled: September 1, 2021Date of Patent: July 8, 2025Assignee: Intel CorporationInventor: Carl H. Naylor
-
Publication number: 20250113547Abstract: Integrated circuit structures having internal spacers for 2D channel materials, and methods of fabricating integrated circuit structures having internal spacers for 2D channel materials, are described. For example, an integrated circuit structure includes a stack of two-dimensional (2D) material nanowires. A gate structure is vertically around the stack of 2D material nanowires. Internal gate spacers are between vertically adjacent ones of the stack of 2D material nanowires and laterally adjacent to the gate structure. The 2D material nanowires are recessed relative to the internal gate spacers. Conductive contact structures are at corresponding ends of the stack of 2D material nanowires, the conductive contact structures adjacent to the internal gate spacers and vertically overlapping with the internal gate spacers.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Inventors: Chia-Ching LIN, Tao CHU, Chiao-Ti HUANG, Guowei XU, Robin CHAO, Feng ZHANG, Yue ZHONG, Yang ZHANG, Ting-Hsiang HUNG, Kevin P. O’BRIEN, Uygar E. AVCI, Carl H. NAYLOR, Mahmut Sami KAVRIK, Andrey VYATSKIKH, Rachel STEINHARDT, Chelsey DOROW, Kirby MAXEY
-
Publication number: 20250113540Abstract: Techniques and mechanisms for providing gate dielectric structures of a transistor. In an embodiment, the transistor comprises a thin channel structure which comprises one or more layers of a transition metal dichalcogenide (TMD) material. The channel structure forms two surfaces on opposite respective sides thereof, wherein the surfaces extend to each of two opposing edges of the channel structure. A composite gate dielectric structure comprises first bodies of a first dielectric material, wherein the first bodies each adjoin a different respective one of the two opposing edges, and variously extend to each of the surfaces two surfaces. The composite gate dielectric structure further comprises another body of a second dielectric material other than the first dielectric material. In another embodiment, the other body adjoins one or both of the two surfaces, and extends along one or both of the two surfaces to each of the first bodies.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Applicant: Intel CorporationInventors: Carl H. Naylor, Rachel Steinhardt, Mahmut Sami Kavrik, Chia-Ching Lin, Andrey Vyatskikh, Kevin O’Brien, Kirby Maxey, Ashish Verma Penumatcha, Uygar Avci, Matthew Metz, Chelsey Dorow
-
Publication number: 20250113572Abstract: Techniques and mechanisms for forming a gate dielectric structure and source or drain (S/D) structures on a monolayer channel structure of a transistor. In an embodiment, the channel structure comprises a two-dimensional (2D) layer of a transition metal dichalcogenide (TMD) material. During fabrication of the transistor structure, a layer of a dielectric material is deposited on the channel structure, wherein the dielectric material is suitable to provide a reaction, with a plasma, to produce a conductive material. While a first portion of the dielectric material is covered by a patterned structure, a second portion of the dielectric material is exposed to a plasma treatment to form a source or dielectric (S/D) electrode structure that adjoins the first portion. In another embodiment, the dielectric material is an oxide of a Group V-VI transition metal.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Applicant: Intel CorporationInventors: Mahmut Sami Kavrik, Uygar E. Avci, Kevi P. Obrien, Chia-Ching Lin, Carl H. Naylor, Kirby Maxey, Andrey Vyatskikh, Scott B. Clendenning, Matthew Metz, Marko Radosavljevic
-
Publication number: 20250113520Abstract: Techniques and mechanisms for a transition metal dichalcogenide (TMD) material to be grown on one structure, and then transferred to a different structure. In an embodiment, one or more monolayers of a TMD material are grown on a workpiece comprising a substrate, a growth layer, and a release layer. A material of the substrate is transparent to a wavelength of a laser light, wherein the release layer is opaque to said wavelength. The resulting material stack is then coupled to a target structure, after which a laser ablation is performed to remove some or all of the release layer from between the substrate and the growth layer. The ablation enables the substrate to be separated from the one or more monolayers. In an embodiment, a residue on a surface of the one or more TMD monolayers is an artefact of the layer transfer process.Type: ApplicationFiled: September 29, 2023Publication date: April 3, 2025Applicant: Intel CorporationInventors: Andrey Vyatskikh, Paul Fischer, Paul Nordeen, Kevin O'Brien, Chelsey Dorow, Carl H. Naylor, Uygar Avci
-
Publication number: 20240222428Abstract: A transistor has multiple channel regions coupling source and drain structures, and a seed material is between one of the source or drain structures and a channel material, which includes a metal and a chalcogen. Each channel region may include a nanoribbon. A nanoribbon may have a monocrystalline structure and a thickness of a monolayer, less than 1 nm. A nanoribbon may be free of internal grain boundaries. A nanoribbon may have an internal grain boundary adjacent an end opposite the seed material. The seed material may directly contact the first of the source or drain structures, and the channel material may directly contact the second of the source or drain structures.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Chelsey Dorow, Carl H. Naylor, Kirby Maxey, Kevin O'Brien, Ashish Verma Penumatcha, Chia-Ching Lin, Uygar Avci, Matthew Metz, Sudarat Lee, Ande Kitamura, Scott B. Clendenning, Mahmut Sami Kavrik
-
Publication number: 20240222483Abstract: A transistor structure includes a stack of nanoribbons spanning between terminals of the transistor. Ends of the nanoribbons include silicon, and channel regions between the ends include a transition metal and a chalcogen. A gate structure over the channel regions includes an insulator between the channel regions and a gate electrode material. Contact regions may be formed by modifying portions of the channel regions by adding a dopant to, or altering the crystal structure of, the channel regions. The transistor structure may be in an integrated circuit device.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Carl H. Naylor, Kirby Maxey, Kevin O’Brien, Chelsey Dorow, Sudarat Lee, Ashish Verma Penumatcha, Uygar Avci, Matthew Metz, Scott B. Clendenning, Chia-Ching Lin, Ande Kitamura, Mahmut Sami Kavrik
-
Publication number: 20240222482Abstract: Devices, transistor structures, systems, and techniques are described herein related to field effect transistors having a doping layer on metal chalcogenide nanoribbons outside of the channel region. The doping layer is a metal oxide that shifts the electrical characteristics of the nanoribbons and is formed by depositing a metal and oxidizing the metal by exposure to ozone and ultraviolet light.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Kevin P. O'Brien, Rachel Steinhardt, Chelsey Dorow, Carl H. Naylor, Kirby Maxey, Sudarat Lee, Ashish Verma Penumatcha, Uygar Avci, Scott Clendenning, Tristan Tronic, Mahmut Sami Kavrik, Ande Kitamura
-
Publication number: 20240222484Abstract: Transistors and integrated circuitry including a 2D channel material layer within a stack of material layers further including one or more insulator (e.g., dielectric) materials above and/or below the 2D channel material layer. These supporting insulator layers may be non-sacrificial while other material layers within a starting material stack may be sacrificial, replaced, for example, with gate insulator and/or gate material. In some exemplary embodiments, the 2D channel material is a metal chalcogenide and the supporting insulator layer is advantageously a dielectric material composition having a low dielectric constant.Type: ApplicationFiled: December 30, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Chia-Ching Lin, Kevin P. O'Brien, Ashish Verma Penumatcha, Chelsey Dorow, Kirby Maxey, Carl H. Naylor, Tao Chu, Guowei Xu, Uygar Avci, Feng Zhang, Ting-Hsiang Hung, Ande Kitamura, Mahmut Sami Kavrik
-
Publication number: 20240222461Abstract: A transistor in an integrated circuit (IC) die includes source and drain terminals having a bulk material enclosed by a liner material. A nanoribbon channel region couples the source and drain terminals. The nanoribbon may include a transition metal and a chalcogen. The liner material may contact ends and upper and lower surfaces of the nanoribbon. The transistor may be in an interconnect layer. The source and drain terminals may be formed by conformally depositing the liner material over the ends of the nanoribbon and in voids opened in the IC die.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Ande Kitamura, Carl H. Naylor, Kevin O'Brien, Kirby Maxey, Chelsey Dorow, Ashish Verma Penumatcha, Scott B. Clendenning, Uygar Avci, Matthew Metz, Chia-Ching Lin, Sudarat Lee, Mahmut Sami Kavrik, Carly Rogan, Paul Gutwin
-
Publication number: 20240222113Abstract: Integrated circuit (IC) structures comprising transistors with metal chalcogenide channel material synthesized on a workpiece comprising a Group IV crystal. Prior to synthesis of the metal chalcogenide material, a passivation material is formed over the Group IV crystal to limit exposure of the substrate to the growth precursor gas(es) and thereby reduce a quantity of chalcogen species subsequently degassed from the workpiece. The passivation material may be applied to the front side, back side, and/or edge of a workpiece. The passivation material may be sacrificial or retained as a permanent feature of an IC structure. The passivation material may be advantageously amorphous and/or a compound comprising at least one of a metal or nitrogen that is good diffusion barrier and thermally stable at the metal chalcogenide synthesis temperatures.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Carl H. Naylor, Kirby Maxey, Kevin OBrien, Chelsey Dorow, Sudarat Lee, Ashish Verma Penumatcha, Uygar Avci, Matthew Metz, Scott B. Clendenning, Mahmut Sami Kavrik, Chia-Ching Lin, Ande Kitamura
-
Publication number: 20240222485Abstract: A transistor structure includes a stack of nanoribbons coupling source and drain terminals. The nanoribbons may each include a pair of crystalline interface layers and a channel layer between the interface layers. The channel layers may be a molecular monolayer, including a metal and a chalcogen, with a thickness of less than 1 nm. The channel layers may be substantially monocrystalline, and the interface layers may be lattice matched to the channel layers. The channel layers may be epitaxially grown over the lattice-matched interface layers. The crystalline interface layers may be grown over sacrificial layers when forming the stack of nanoribbons.Type: ApplicationFiled: December 29, 2022Publication date: July 4, 2024Applicant: Intel CorporationInventors: Mahmut Sami Kavrik, Tristan Tronic, Chelsey Dorow, Kevin O?Brien, Uygar Avci, Carl H. Naylor, Chia-Ching Lin, Dominique Adams, Matthew Metz, Ande Kitamura, Scott B. Clendenning
-
Publication number: 20240006484Abstract: Embodiments disclosed herein include transistors and methods of forming transistors. In an embodiment, the transistor comprises a channel with a first end and a second end opposite from the first end, a first spacer around the first end of the channel, a second spacer around the second end of the channel, and a gate stack over the channel, where the gate stack is between the first spacer and the second spacer. In an embodiment, the transistor may further comprise a first extension contacting the first end of the channel; and a second extension contacting the first end of the channel. In an embodiment, the transistor further comprises conductive layers over the first extension and the second extension outside of the first spacer and the second spacer.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Ashish Verma PENUMATCHA, Kevin P. O'BRIEN, Kirby MAXEY, Carl H. NAYLOR, Chelsey DOROW, Uygar E. AVCI, Matthew V. METZ, Sudarat LEE, Chia-Ching LIN, Sean T. MA
-
Publication number: 20240008290Abstract: Embodiments described herein may be related to apparatuses, processes, systems, and/or techniques directed to creating back end of line 2D transistors that include a metal-ferroelectric-metal-insulator-semiconductor structure used as a memory cell. In embodiments, a combination wet etch and dry etch process may be used to form the 2D transistors. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Chia-Ching LIN, Shriram SHIVARAMAN, Kevin P. O'BRIEN, Ashish Verma PENUMATCHA, Chelsey DOROW, Kirby MAXEY, Carl H. NAYLOR, Sudarat LEE, Uygar E. AVCI, Sou-Chi CHANG
-
Publication number: 20240006521Abstract: Embodiments described herein may be related to apparatuses, processes, systems, and/or techniques directed to creating back end of line 2D transistors that may be used as access transistors for a memory cell. In embodiments, a combination wet etch and dry etch process may be used to form the 2D transistors. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 30, 2022Publication date: January 4, 2024Inventors: Chia-Ching LIN, Shriram SHIVARAMAN, Kevin P. O'BRIEN, Ashish Verma PENUMATCHA, Chelsey DOROW, Kirby MAXEY, Carl H. NAYLOR, Sudarat LEE, Uygar E. AVCI
-
Publication number: 20240006481Abstract: Embodiments disclosed herein include transistors and methods of forming transistors. In an embodiment, the transistor comprises a source region, a drain region, a first semiconductor channel between the source region and the drain region, and a second semiconductor channel between the source region and the drain region over the first semiconductor channel. In an embodiment, an insulator is around the source region, the drain region, the first semiconductor channel, and the second semiconductor channel. In an embodiment, a first access hole is in the insulator adjacent to a first edge of the first semiconductor channel, and a second access hole is in the insulator adjacent to a second edge of the first semiconductor channel.Type: ApplicationFiled: June 29, 2022Publication date: January 4, 2024Inventors: Chelsey DOROW, Kevin P. O'BRIEN, Sudarat LEE, Ande KITAMURA, Ashish Verma PENUMATCHA, Carl H. NAYLOR, Kirby MAXEY, Chia-Ching LIN, Scott B. CLENDENNING, Uygar E. AVCI
-
Publication number: 20230420511Abstract: Embodiments described herein may be related to apparatuses, processes, systems, and/or techniques for a transistor structure that includes stacked nanoribbons as a single crystal or monolayer, such as a transition metal dichalcogenide (TMD) layer, grown on a silicon wafer using a seeding material. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 27, 2022Publication date: December 28, 2023Inventors: Carl H. NAYLOR, Kirby MAXEY, Kevin P. O'BRIEN, Chelsey DOROW, Sudarat LEE, Ashish Verma PENUMATCHA, Uygar E. AVCI, Matthew V. METZ, Scott B. CLENDENNING, Chia-Ching LIN, Carly ROGAN, Arnab SEN GUPTA
-
Publication number: 20230420510Abstract: Embodiments described herein may be related to apparatuses, processes, and techniques directed to creating a transistor structure by selectively growing a 2D TMD directly in a stacked channel configuration, such as a stacked nanowire or nanoribbon formation. In embodiments, this TMD growth may occur for all of the nanowires or nanoribbons in the transistor structure in one stage. Placement of a SAM on a plurality of dielectric layers within the transistor structure stack facilitates channel deposition and channel geometry in the stacked channel configuration. Other embodiments may be described and/or claimed.Type: ApplicationFiled: June 27, 2022Publication date: December 28, 2023Inventors: Carl H. NAYLOR, Kirby MAXEY, Kevin P. O'BRIEN, Chelsey DOROW, Sudarat LEE, Ashish Verma PENUMATCHA, Uygar E. AVCI, Matthew V. METZ, Scott B. CLENDENNING, Jiun-Ruey CHEN, Chia-Ching LIN, Carly ROGAN
-
Publication number: 20230420514Abstract: Embodiments disclosed herein include transistor devices. In an embodiment, the transistor comprises a transition metal dichalcogenide (TMD) channel. In an embodiment, a two dimensional (2D) dielectric is over the TMD channel. In an embodiment, a gate metal is over the 2D dielectric.Type: ApplicationFiled: June 28, 2022Publication date: December 28, 2023Inventors: Chelsey DOROW, Sudarat LEE, Kevin P. O'BRIEN, Ande KITAMURA, Ashish Verma PENUMATCHA, Carl H. NAYLOR, Kirby MAXEY, Scott B. CLENDENNING, Uygar E. AVCI, Chia-Ching LIN