Patents by Inventor Carl V. Reynolds

Carl V. Reynolds has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Patent number: 8203351
    Abstract: A probing apparatus can comprise a substrate, conductive signal traces, probes, and electromagnetic shielding. The substrate can have a first surface and a second surface opposite the first surface, and the electrically conductive first signal traces can be disposed on the first surface of the first substrate. The probes can be attached to the first signal traces, and the electromagnetic shielding structures can be disposed about the signal traces.
    Type: Grant
    Filed: May 19, 2010
    Date of Patent: June 19, 2012
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Takao Saeki, Yoichi Urakawa
  • Patent number: 7898242
    Abstract: A probe card assembly can include an insert holder configured to hold a probe insert, which can include probes disposed in a particular configuration for probing a device to be tested. The probe card assembly can provide an electrical interface to a tester that can control testing of the device, and while attached to the probe card assembly, the insert holder can hold the probe insert such that the probe insert is electrically connected to electrical paths within the probe card assembly that are part of the interface to the tester. The insert holder can be detached from the probe card assembly. The probe insert of the probe card assembly can be replaced by detaching the insert holder, replacing the probe insert with a new probe insert, and then reattaching the insert holder to the probe card assembly. The probe insert and holder can be integrally formed and comprise a single structure that can be detached from a probe card assembly and replaced with a different probe insert and holder.
    Type: Grant
    Filed: March 3, 2009
    Date of Patent: March 1, 2011
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Nobuhiro Kawamata, Takao Saeki
  • Patent number: 7843202
    Abstract: Methods and apparatus for testing semiconductor devices are provided herein. In some embodiments, an assembly for testing semiconductor devices can include a probe card assembly; and a thermal barrier disposed proximate an upper surface of the probe card assembly, the thermal barrier can restrict thermal transfer between tester side boundary conditions and portions of the probe card assembly disposed beneath the thermal barrier.
    Type: Grant
    Filed: September 28, 2007
    Date of Patent: November 30, 2010
    Assignee: FormFactor, Inc.
    Inventors: Eric D. Hobbs, Nobuhiro Kawamata, Andrew W. McFarland, Carl V. Reynolds, Yoichi Urakawa
  • Publication number: 20100225344
    Abstract: A probing apparatus can comprise a substrate, conductive signal traces, probes, and electromagnetic shielding. The substrate can have a first surface and a second surface opposite the first surface, and the electrically conductive first signal traces can be disposed on the first surface of the first substrate. The probes can be attached to the first signal traces, and the electromagnetic shielding structures can be disposed about the signal traces.
    Type: Application
    Filed: May 19, 2010
    Publication date: September 9, 2010
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Takao Saeki, Yoichi Urakawa
  • Patent number: 7724004
    Abstract: A probing apparatus can comprise a substrate, conductive signal traces, probes, and electromagnetic shielding. The substrate can have a first surface and a second surface opposite the first surface, and the electrically conductive first signal traces can be disposed on the first surface of the first substrate. The probes can be attached to the first signal traces, and the electromagnetic shielding structures can be disposed about the signal traces.
    Type: Grant
    Filed: December 1, 2006
    Date of Patent: May 25, 2010
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Takao Saeki, Yoichi Urakawa
  • Publication number: 20100120267
    Abstract: Double-sided interposer assemblies and methods for forming and using them. In one example of the invention, an interposer comprises a substrate having a first surface and a second surface opposite of said first surface, a first plurality of contact elements disposed on said first side of said substrate, and a second plurality of contact elements disposed on said second surface of said substrate, wherein said interposer connects electronic devices via said first and said second plurality of contact elements.
    Type: Application
    Filed: January 19, 2010
    Publication date: May 13, 2010
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds
  • Patent number: 7649368
    Abstract: Double-sided interposer assemblies and methods for forming and using them. In one example of the invention, an interposer comprises a substrate having a first surface and a second surface opposite of said first surface, a first plurality of contact elements disposed on said first side of said substrate, and a second plurality of contact elements disposed on said second surface of said substrate, wherein said interposer connects electronic devices via said first and said second plurality of contact elements.
    Type: Grant
    Filed: July 8, 2008
    Date of Patent: January 19, 2010
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds
  • Publication number: 20090160432
    Abstract: A probe card assembly can include an insert holder configured to hold a probe insert, which can include probes disposed in a particular configuration for probing a device to be tested. The probe card assembly can provide an electrical interface to a tester that can control testing of the device, and while attached to the probe card assembly, the insert holder can hold the probe insert such that the probe insert is electrically connected to electrical paths within the probe card assembly that are part of the interface to the tester. The insert holder can be detached from the probe card assembly. The probe insert of the probe card assembly can be replaced by detaching the insert holder, replacing the probe insert with a new probe insert, and then reattaching the insert holder to the probe card assembly. The probe insert and holder can be integrally formed and comprise a single structure that can be detached from a probe card assembly and replaced with a different probe insert and holder.
    Type: Application
    Filed: March 3, 2009
    Publication date: June 25, 2009
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Nobuhiro Kawamata, Takao Saeki
  • Publication number: 20090134897
    Abstract: Methods and apparatuses for testing semiconductor devices are disclosed. Over travel stops limit over travel of a device to be tested with respect to probes of a probe card assembly. Feedback control techniques are employed to control relative movement of the device and the probe card assembly. A probe card assembly includes flexible base for absorbing excessive over travel of the device to be tested with respect to the probe card assembly.
    Type: Application
    Filed: January 27, 2009
    Publication date: May 28, 2009
    Inventors: Timothy E. Cooper, Benjamin N. Eldridge, Carl V. Reynolds, Ravindra Vaman Shenoy
  • Patent number: 7498825
    Abstract: A probe card assembly can include an insert holder configured to hold a probe insert, which can include probes disposed in a particular configuration for probing a device to be tested. The probe card assembly can provide an electrical interface to a tester that can control testing of the device, and while attached to the probe card assembly, the insert holder can hold the probe insert such that the probe insert is electrically connected to electrical paths within the probe card assembly that are part of the interface to the tester. The insert holder can be detached from the probe card assembly. The probe insert of the probe card assembly can be replaced by detaching the insert holder, replacing the probe insert with a new probe insert, and then reattaching the insert holder to the probe card assembly. The probe insert and holder can be integrally formed and comprise a single structure that can be detached from a probe card assembly and replaced with a different probe insert and holder.
    Type: Grant
    Filed: December 21, 2005
    Date of Patent: March 3, 2009
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds, Nobuhiro Kawamata, Takao Saeki
  • Patent number: 7482822
    Abstract: Methods and apparatuses for testing semiconductor devices are disclosed. Over travel stops limit over travel of a device to be tested with respect to probes of a probe card assembly. Feedback control techniques are employed to control relative movement of the device and the probe card assembly. A probe card assembly includes flexible base for absorbing excessive over travel of the device to be tested with respect to the probe card assembly.
    Type: Grant
    Filed: August 1, 2006
    Date of Patent: January 27, 2009
    Assignee: FormFactor, Inc.
    Inventors: Timothy E. Cooper, Benjamin N. Eldridge, Carl V. Reynolds, Ravindra Vaman Shenoy
  • Patent number: 7479792
    Abstract: Methods are provided for making plated through holes usable for inserting and attaching connector probes. In a first method, a curved plated through hole is formed by bonding curved etchable wires to a first substrate, plating the wires with a non-etchable conductive material, encasing the plated wires with a dielectric material to form a second substrate, planing the second substrate to expose the etchable wire, and etching the wires to leave plated through holes. In a second method, wires coated with a first etchable layer are initially bonded to a substrate, a second non-etchable plating layer is then applied over the first layer, and the first layer is etched away leaving plated through holes with wires disposed inside.
    Type: Grant
    Filed: April 11, 2006
    Date of Patent: January 20, 2009
    Assignee: FormFactor, Inc.
    Inventors: Gaetan L. Mathieu, Igor Y. Khandros, Carl V. Reynolds
  • Publication number: 20080265922
    Abstract: Double-sided interposer assemblies and methods for forming and using them. In one example of the invention, an interposer comprises a substrate having a first surface and a second surface opposite of said first surface, a first plurality of contact elements disposed on said first side of said substrate, and a second plurality of contact elements disposed on said second surface of said substrate, wherein said interposer connects electronic devices via said first and said second plurality of contact elements.
    Type: Application
    Filed: July 8, 2008
    Publication date: October 30, 2008
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds
  • Patent number: 7396236
    Abstract: Double-sided interposer assemblies and methods for forming and using them. In one example of the invention, an interposer comprises a substrate having a first surface and a second surface opposite of said first surface, a first plurality of contact elements disposed on said first side of said substrate, and a second plurality of contact elements disposed on said second surface of said substrate, wherein said interposer connects electronic devices via said first and said second plurality of contact elements.
    Type: Grant
    Filed: March 16, 2001
    Date of Patent: July 8, 2008
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds
  • Publication number: 20080132095
    Abstract: A interconnect structure is inexpensively manufactured and easily insertable into a socket. The interconnect structure is manufactured by forming a sacrificial substrate with cavities that is covered by a masking material having openings corresponding to the cavities. A first plating process is performed by depositing conductive material, followed by coupling wires within the openings and performing another plating process by depositing more conductive material. The interconnect structure is completed by first removing the masking material and sacrificial substrate. Ends of the wires are coupled opposite now-formed contact structures to a board. To complete the socket, a support device is coupled to the board to hold a tested integrated circuit.
    Type: Application
    Filed: February 12, 2008
    Publication date: June 5, 2008
    Inventors: Igor Y. Khandros, Gaetan L. Mathieu, Carl V. Reynolds
  • Patent number: 7330039
    Abstract: A interconnect structure is inexpensively manufactured and easily insertable into a socket. The interconnect structure is manufactured by forming a sacrificial substrate with cavities that is covered by a masking material having openings corresponding to the cavities. A first plating process is performed by depositing conductive material, followed by coupling wires within the openings and performing another plating process by depositing more conductive material. The interconnect structure is completed by first removing the masking material and sacrificial substrate. Ends of the wires are coupled opposite now-formed contact structures to a board. To complete the socket, a support device is coupled to the board to hold a tested integrated circuit.
    Type: Grant
    Filed: March 25, 2005
    Date of Patent: February 12, 2008
    Assignee: FormFactor, Inc.
    Inventors: Igor Y. Khandros, Gaetan L. Mathieu, Carl V. Reynolds
  • Patent number: 7128587
    Abstract: The present invention discloses a cover over electrical contacts of a probe card used in testing die on a wafer. A testing machine is disclosed as having the covered probe card therein. Various mechanisms for uncovering the electrical contacts while it is located in the tester machine are disclosed.
    Type: Grant
    Filed: November 1, 2005
    Date of Patent: October 31, 2006
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds
  • Patent number: 7084650
    Abstract: Methods and apparatuses for testing semiconductor devices are disclosed. Over travel stops limit over travel of a device to be tested with respect to probes of a probe card assembly. Feedback control techniques are employed to control relative movement of the device and the probe card assembly. A probe card assembly includes flexible base for absorbing excessive over travel of the device to be tested with respect to the probe card assembly.
    Type: Grant
    Filed: December 16, 2002
    Date of Patent: August 1, 2006
    Assignee: FormFactor, Inc.
    Inventors: Timothy E. Cooper, Benjamin N. Eldridge, Carl V. Reynolds, Ravindra Vaman Shenoy
  • Patent number: 7047638
    Abstract: A method of making a microelectronic spring contact array comprises forming a plurality of spring contacts on a sacrificial substrate and then releasing the spring contacts from the sacrificial substrate. Each of the spring contacts has an elongated beam having a base end. The method of making the array includes attaching the spring contacts at their base ends to a base substrate after they have been released entirely from the sacrificial substrate, so that each contact extends from the base substrate to a distal end of its beams. The distal ends are aligned with a predetermined array of tip positions. In an embodiment of the invention, the spring contacts are formed by patterning contours of the spring contacts in a sacrificial layer on the sacrificial substrate. The walls of patterned recesses in the sacrificial layer define side profiles of the spring contacts, and a conductive material is deposited in the recesses to form the elongated beams of the spring contacts.
    Type: Grant
    Filed: July 24, 2002
    Date of Patent: May 23, 2006
    Assignee: FormFactor, Inc
    Inventors: Benjamin N. Eldridge, Gaetan L. Mathieu, Carl V. Reynolds
  • Patent number: 6960923
    Abstract: A probe card covering system includes a probe card for testing a die on a wafer, the probe card having contacts adapted for electrical engagement with the die; a removable cover connected to the probe card and positionable in a first position over the contacts of the probe card, the cover being movable to a second position exposing said contacts for the engagement with the die; and, wherein the cover is movable from the first position to the second position while the probe card is located in a wafer testing machine.
    Type: Grant
    Filed: December 19, 2001
    Date of Patent: November 1, 2005
    Assignee: FormFactor, Inc.
    Inventors: Benjamin N. Eldridge, Carl V. Reynolds