Patents by Inventor Chang-Tzu Wang
Chang-Tzu Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8716801Abstract: Provided is a metal oxide semiconductor device, including a substrate, a gate, a first-type first heavily doped region, a first-type drift region, a second-type first heavily doped region, a contact, a first electrode, and a second electrode. The gate is disposed on the substrate. The first-type first heavily doped region is disposed in the substrate at a side of the gate. The first-type drift region is disposed in the substrate at another side of the gate. The second-type first heavily doped region is disposed in the first-type drift region. The contact is electrically connected to the second-type first heavily doped region. The contact is the closest contact to the gate on the first-type drift region. The first electrode is electrically connected to the contact, and the second electrode is electrically connected to the first-type first heavily doped region and the gate.Type: GrantFiled: January 18, 2012Date of Patent: May 6, 2014Assignee: United Microelectronics Corp.Inventors: Lu-An Chen, Chang-Tzu Wang, Tai-Hsiang Lai, Tien-Hao Tang
-
Patent number: 8711535Abstract: The ESD protection circuit is electrically connected between a first power rail and a second power rail, and includes an ESD protection device, a switching device electrically connected between the ESD protection device and a first power rail, and a low-pass filter electrically connected between the first power rail and the first switching device. The ESD protection device includes a BJT and a first resistor electrically connected between a base of the BJT and a first power rail. When no ESD event occurs, a potential of the base is larger than or equal to a potential of an emitter of the BJT. When the ESD event occurs, the potential of the base is smaller than the potential of the emitter.Type: GrantFiled: May 10, 2013Date of Patent: April 29, 2014Assignee: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Publication number: 20140057403Abstract: A method for fabricating a semiconductor device is provided. A fin of a first conductivity type is formed on a substrate of the first conductivity type. A gate is formed on the substrate, wherein the gate covers a portion of the fin. Source and drain regions of a second conductivity type are formed in the fin at respective sides of the gate. A punch-through stopper (PTS) of the first conductivity type is formed in the fin underlying the gate and between the source and drain regions, wherein the PTS has an impurity concentration higher than that of the substrate. A first impurity of the second conductivity type is implanted into the PTS, so as to compensate the impurity concentration of the PTS.Type: ApplicationFiled: October 31, 2013Publication date: February 27, 2014Applicant: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Mei-Ling Chao, Chien-Ting Lin
-
Patent number: 8648421Abstract: An electrostatic discharge (ESD) device is described, including a gate line, a source region at a first side of the gate line, a comb-shaped drain region disposed at a second side of the gate line and having comb-teeth parts, a salicide layer on the source region and the drain region, and contact plugs on the salicide layer on the source region and the drain region. Each comb-teeth part has thereon, at a tip portion thereof, at least one of the contact plugs.Type: GrantFiled: November 7, 2011Date of Patent: February 11, 2014Assignee: United Microelectronics Corp.Inventors: Yung-Ju Wen, Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 8604548Abstract: A semiconductor device and a fabricating method thereof are provided. The semiconductor device includes a substrate of a first conductivity type, a fin, a gate, source and drain regions of a second conductivity type, and a first doped region of the second conductivity type. A plurality of isolation structures is formed on the substrate. The fin is disposed on the substrate between two adjacent isolation structures. The gate is disposed on the isolation structures and covers a portion of the fin, wherein the portion of the fin covered by the gate is of the first conductivity type. The source and drain regions is configured in the fin at respective sides of the gate. The first doped region is configured in the fin underlying the source and drain regions and adjoining the substrate. The first doped region has an impurity concentration lower than that of the source and drain regions.Type: GrantFiled: November 23, 2011Date of Patent: December 10, 2013Assignee: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Mei-Ling Chao, Chien-Ting Lin
-
Publication number: 20130314826Abstract: An electrostatic discharge (ESD) protection circuit, suitable for an input stage circuit including a first N channel metal oxide semiconductor (NMOS) transistor, is provided. The ESD protection circuit includes an P channel metal oxide semiconductor (PMOS) transistor and an impedance device, in which the PMOS transistor has a source coupled to a gate of the first NMOS transistor, and a drain coupled to a source of the first NMOS transistor, and the impedance device is coupled between a gate of the PMOS transistor and a first power rail to perform a initial-on ESD protection circuit. The ESD protection circuit formed by the PMOS transistor and the resistor is capable of increasing the turn-on speed of the ESD protection circuit and preventing the input stage circuit from a CDM ESD event.Type: ApplicationFiled: July 31, 2013Publication date: November 28, 2013Applicants: National Chiao Tung University, UNITED MICROELECTRONICS CORPORATIONInventors: Ming-Dou Ker, Chun-Yu Lin, Chang-Tzu Wang
-
Publication number: 20130250462Abstract: The ESD protection circuit is electrically connected between a first power rail and a second power rail, and includes an ESD protection device, a switching device electrically connected between the ESD protection device and a first power rail, and a low-pass filter electrically connected between the first power rail and the first switching device. The ESD protection device includes a BJT and a first resistor electrically connected between a base of the BJT and a first power rail. When no ESD event occurs, a potential of the base is larger than or equal to a potential of an emitter of the BJT. When the ESD event occurs, the potential of the base is smaller than the potential of the emitter.Type: ApplicationFiled: May 10, 2013Publication date: September 26, 2013Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 8525265Abstract: An electrostatic discharge (ESD) protection circuit, suitable for an input stage circuit including a first N channel metal oxide semiconductor (NMOS) transistor, is provided. The ESD protection circuit includes an P channel metal oxide semiconductor (PMOS) transistor and an impedance device, in which the PMOS transistor has a source coupled to a gate of the first NMOS transistor, and a drain coupled to a source of the first NMOS transistor, and the impedance device is coupled between a gate of the PMOS transistor and a first power rail to perform a initial-on ESD protection circuit. The ESD protection circuit formed by the PMOS transistor and the resistor is capable of increasing the turn-on speed of the ESD protection circuit and preventing the input stage circuit from a CDM ESD event.Type: GrantFiled: February 12, 2010Date of Patent: September 3, 2013Assignees: United Microelectronics Corp., National Chiao Tung UniversityInventors: Ming-Dou Ker, Chun-Yu Lin, Chang-Tzu Wang
-
Publication number: 20130208379Abstract: A semiconductor ESD protection apparatus comprises a substrate; a first doped well disposed in the substrate and having a first conductivity; a first doped area having the first conductivity disposed in the first doped well; a second doped area having a second conductivity disposed in the first doped well; and an epitaxial layer disposed in the substrate, wherein the epitaxial layer has a third doped area with the first conductivity and a fourth doped area with the second conductivity separated from each other. Whereby a first bipolar junction transistor (BJT) equivalent circuit is formed between the first doped area, the first doped well and the third doped area; a second BJT equivalent circuit is formed between the second doped area, the first doped well and the fourth doped area; and the first BJT equivalent circuit and the second BJT equivalent circuit have different majority carriers.Type: ApplicationFiled: February 9, 2012Publication date: August 15, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Chang-Tzu WANG, Tien-Hao TANG, Kuan-Cheng SU
-
Publication number: 20130181211Abstract: Provided is a metal oxide semiconductor device, including a substrate, a gate, a first-type first heavily doped region, a first-type drift region, a second-type first heavily doped region, a contact, a first electrode, and a second electrode. The gate is disposed on the substrate. The first-type first heavily doped region is disposed in the substrate at a side of the gate. The first-type drift region is disposed in the substrate at another side of the gate. The second-type first heavily doped region is disposed in the first-type drift region. The contact is electrically connected to the second-type first heavily doped region. The contact is the closest contact to the gate on the first-type drift region. The first electrode is electrically connected to the contact, and the second electrode is electrically connected to the first-type first heavily doped region and the gate.Type: ApplicationFiled: January 18, 2012Publication date: July 18, 2013Applicant: United Microelectronics Corp.Inventors: Lu-An Chen, Chang-Tzu Wang, Tai-Hsiang Lai, Tien-Hao Tang
-
Patent number: 8467162Abstract: The ESD protection circuit is electrically connected between a first power rail and a second power rail, and includes an ESD protection device, a switching device electrically connected between the ESD protection device and a first power rail, and a low-pass filter electrically connected between the first power rail and the first switching device. The ESD protection device includes a BJT and a first resistor electrically connected between a base of the BJT and a first power rail. When no ESD event occurs, a potential of the base is larger than or equal to a potential of an emitter of the BJT. When the ESD event occurs, the potential of the base is smaller than the potential of the emitter.Type: GrantFiled: December 30, 2010Date of Patent: June 18, 2013Assignee: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Publication number: 20130126972Abstract: A semiconductor device and a fabricating method thereof are provided. The semiconductor device includes a substrate of a first conductivity type, a fin, a gate, source and drain regions of a second conductivity type, and a first doped region of the second conductivity type. A plurality of isolation structures is formed on the substrate. The fin is disposed on the substrate between two adjacent isolation structures. The gate is disposed on the isolation structures and covers a portion of the fin, wherein the portion of the fin covered by the gate is of the first conductivity type. The source and drain regions is configured in the fin at respective sides of the gate. The first doped region is configured in the fin underlying the source and drain regions and adjoining the substrate. The first doped region has an impurity concentration lower than that of the source and drain regions.Type: ApplicationFiled: November 23, 2011Publication date: May 23, 2013Applicant: UNITED MICROELECTRONICS CORP.Inventors: Chang-Tzu Wang, Mei-Ling Chao, Chien-Ting Lin
-
Publication number: 20130113045Abstract: An electrostatic discharge (ESD) device is described, including a gate line, a source region at a first side of the gate line, a comb-shaped drain region disposed at a second side of the gate line and having comb-teeth parts, a salicide layer on the source region and the drain region, and contact plugs on the salicide layer on the source region and the drain region. Each comb-teeth part has thereon, at a tip portion thereof, at least one of the contact plugs.Type: ApplicationFiled: November 7, 2011Publication date: May 9, 2013Applicant: UNITED MICROELECTRONICS CORP.Inventors: Yung-Ju Wen, Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Publication number: 20130107402Abstract: An electrostatic protection circuit includes a strained transistor array, an unstrained transistor, and a control circuit. The strained transistor array has a first end electrically connected to a bias terminal. The unstrained transistor has a first end electrically connected to the bias terminal. The control circuit is electrically connected to a second end of the strained transistor array, a second end of the unstrained transistor and a ground terminal. The control circuit controls impedance between the second end of the strained transistor array and the ground terminal according to current flowing through the unstrained transistor. The electrostatic protection circuit is capable of preventing latch-up effect.Type: ApplicationFiled: October 26, 2011Publication date: May 2, 2013Inventors: Chang-Tzu Wang, Tien-Hao Tang
-
Publication number: 20130088800Abstract: An exemplary ESD protection device is adapted for a high-voltage tolerant I/O circuit and includes a stacked transistor and a gate-grounded transistor e.g., a non-lightly doped drain type gate-grounded transistor. The stacked transistor and the gate-grounded transistor are electrically coupled in parallel between an I/O pad and a grounding voltage of the high-voltage tolerant I/O circuit.Type: ApplicationFiled: October 11, 2011Publication date: April 11, 2013Applicant: UNITED MICROELECTRONICS CORPORATIONInventors: Chang-Tzu WANG, Tien-Hao Tang, Kuan-Cheng Su
-
Patent number: 8379354Abstract: Self-triggered Multi-finger SCRs used in ESD protection circuitry capable of turning on all SCR fingers of the multi-finger SCRs include a first source, a second source, N SCR units, (N?1) diodes, and N resistors. Each of the N SCR units includes a first node, a second node coupled to the second source, and a trigger node. An nth diode of the (N?1) diodes is coupled between a first node of an nth SCR unit and a trigger node of an (n+1)th SCR unit. An nth resistor is coupled between the first node of the nth SCR unit and the first source, wherein n and N are integers. The (N?1) diodes can be replaced by directly coupled the first node of the nth SCR unit to the trigger node of the (n+1)th SCR unit when a trigger pulse is applied at the trigger node of a first SCR unit.Type: GrantFiled: November 12, 2008Date of Patent: February 19, 2013Assignees: United Microelectronics Corp., National Chiao-Tung UniversityInventors: Ming-Dou Ker, Chun-Yu Lin, Chang-Tzu Wang
-
Patent number: 8319258Abstract: An ESD clamping device comprises a plurality of fingers each comprising a source region of first conductivity type formed in a substrate of second conductivity type, a drain region of said first conductivity type formed in the substrate, and a gate formed over the substrate and between the source and drain regions. At least one of the fingers each has an ESD implantation region formed in the substrate and partially underlying the drain region of the finger, the ESD implantation region being a heavily doped region of said second conductivity type. Furthermore, at least one of the fingers has a gate extension portion projecting from the gate and demarcating an additional region in at least the drain region of the finger, the additional region of said second conductivity type being electrically connected to at least one of the gate and the substrate of each of the fingers.Type: GrantFiled: February 11, 2010Date of Patent: November 27, 2012Assignee: United Microelectronics Corp.Inventors: Chang-Tzu Wang, Tien-Hao Tang
-
Publication number: 20120170160Abstract: The ESD protection circuit is electrically connected between a first power rail and a second power rail, and includes an ESD protection device, a switching device electrically connected between the ESD protection device and a first power rail, and a low-pass filter electrically connected between the first power rail and the first switching device. The ESD protection device includes a BJT and a first resistor electrically connected between a base of the BJT and a first power rail. When no ESD event occurs, a potential of the base is larger than or equal to a potential of an emitter of the BJT. When the ESD event occurs, the potential of the base is smaller than the potential of the emitter.Type: ApplicationFiled: December 30, 2010Publication date: July 5, 2012Inventors: Chang-Tzu Wang, Tien-Hao Tang, Kuan-Cheng Su
-
Publication number: 20110198678Abstract: An electrostatic discharge (ESD) protection circuit, suitable for an input stage circuit including a first N channel metal oxide semiconductor (NMOS) transistor, is provided. The ESD protection circuit includes an P channel metal oxide semiconductor (PMOS) transistor and an impedance device, in which the PMOS transistor has a source coupled to a gate of the first NMOS transistor, and a drain coupled to a source of the first NMOS transistor, and the impedance device is coupled between a gate of the PMOS transistor and a first power rail to perform a initial-on ESD protection circuit. The ESD protection circuit formed by the PMOS transistor and the resistor is capable of increasing the turn-on speed of the ESD protection circuit and preventing the input stage circuit from a CDM ESD event.Type: ApplicationFiled: February 12, 2010Publication date: August 18, 2011Applicants: UNITED MICROELECTRONICS CORP., NATIONAL CHIAO TUNG UNIVERSITYInventors: Ming-Dou Ker, Chun-Yu Lin, Chang-Tzu Wang
-
Publication number: 20110193170Abstract: An ESD clamping device comprises a plurality of fingers each comprising a source region of first conductivity type formed in a substrate of second conductivity type, a drain region of said first conductivity type formed in the substrate, and a gate formed over the substrate and between the source and drain regions. At least one of the fingers each has an ESD implantation region formed in the substrate and partially underlying the drain region of the finger, the ESD implantation region being a heavily doped region of said second conductivity type. Furthermore, at least one of the fingers has a gate extension portion projecting from the gate and demarcating an additional region in at least the drain region of the finger, the additional region of said second conductivity type being electrically connected to at least one of the gate and the substrate of each of the fingers.Type: ApplicationFiled: February 11, 2010Publication date: August 11, 2011Inventors: Chang-Tzu WANG, Tien-Hao TANG