Patents by Inventor Chang-ki Jeon
Chang-ki Jeon has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20170040422Abstract: A semiconductor device, including a substrate; a first conductive type well and a second conductive type body region at an upper portion of the substrate; a field plate on the first conductive type well, the field plate including a semiconductor material or an insulative nitride; and a gate electrode extending in a lateral direction on the substrate from a lateral portion of the second conductive type body region to a lateral portion of the first conductive type well, the gate electrode overlapping the field plate.Type: ApplicationFiled: August 3, 2016Publication date: February 9, 2017Inventors: Jae-Hyun JUNG, Chang-Ki JEON, Min-Hwan KIM, Kyu-Ok LEE, Jung-Kyung KIM, Jae-June JANG, Su-Yeon CHO
-
Patent number: 8557674Abstract: Provided are a high voltage semiconductor device in which a field shaping layer is formed on the entire surface of a semiconductor substrate and a method of fabricating the same. Specifically, the high voltage semiconductor device includes a first conductivity-type semiconductor substrate. A second conductivity-type semiconductor layer is disposed on a surface of the semiconductor substrate, and a first conductivity-type body region is formed in semiconductor layer. A second conductivity-type source region is formed in the body region. A drain region is formed in the semiconductor layer and is separated from the body region. The field shaping layer is formed on the entire surface of the semiconductor layer facing the semiconductor layer.Type: GrantFiled: February 21, 2013Date of Patent: October 15, 2013Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yong-cheol Choi, Chang-ki Jeon, Min-suk Kim
-
Patent number: 8399923Abstract: Provided are a high voltage semiconductor device in which a field shaping layer is formed on the entire surface of a semiconductor substrate and a method of fabricating the same. Specifically, the high voltage semiconductor device includes a first conductivity-type semiconductor substrate. A second conductivity-type semiconductor layer is disposed on a surface of the semiconductor substrate, and a first conductivity-type body region is formed in semiconductor layer. A second conductivity-type source region is formed in the body region. A drain region is formed in the semiconductor layer and is separated from the body region. The field shaping layer is formed on the entire surface of the semiconductor layer facing the semiconductor layer.Type: GrantFiled: July 1, 2009Date of Patent: March 19, 2013Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yong-cheol Choi, Chang-ki Jeon, Min-suk Kim
-
Patent number: 8330218Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: GrantFiled: August 30, 2010Date of Patent: December 11, 2012Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Jong-ho Park, Hyi-Jeong Park, Hye-mi Kim, Chang-Ki Jeon
-
Patent number: 8242007Abstract: Provided are a semiconductor device including a source/drain and a gate formed using a doped polysilicon process, and a method of fabricating the semiconductor device. The method comprises: forming a gate insulating layer on a part of an active region on a first conductivity type epitaxial layer; forming a conductive layer on the epitaxial layer; implanting high concentration impurities of a second conductivity type a first portion of the conductive layer on the gate insulating layer and second portions of the conductive layer on both sides of the first insulating layer; patterning the conductive layer; forming a second insulating layer on the epitaxial layer and high concentration impurity regions of the second conductivity type below the second conductive pattern; and implanting low-concentration impurities of the second conductivity type into the epitaxial layer between a gate structure and the high concentration impurity regions.Type: GrantFiled: March 11, 2009Date of Patent: August 14, 2012Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-ki Jeon, Hyi-jeong Park
-
Patent number: 8217487Abstract: Disclosed is a power semiconductor device including a bootstrap circuit. The power semiconductor device includes a high voltage unit that provides a high voltage control signal so that a high voltage is output; a low voltage unit that provides a low voltage control signal so that a ground voltage is output, and is spaced apart from the high voltage unit; a charge enable unit that is electrically connected to the low voltage unit and charges a bootstrap capacitor for supplying power to the high voltage unit when the high voltage is output, when the ground voltage is output; and a high voltage cut-off unit that cuts off the high voltage when the high voltage is output so that the high voltage is not applied to the charge enable unit, and includes a first terminal electrically connected to the charge enable unit and a second terminal electrically connected to the high voltage unit.Type: GrantFiled: April 20, 2010Date of Patent: July 10, 2012Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yongcheol Choi, Chang-Ki Jeon, Minsuk Kim, Donghwan Kim
-
Patent number: 8097510Abstract: A method of forming a field effect transistor (FET) includes: forming a drift region comprising a stack of alternating conductivity type silicon layers; forming a drain region of a first conductivity type extending into the stack of alternating conductivity type silicon layers; forming a trench gate extending into the stack of alternating conductivity type silicon layers, the trench gate having a non-active sidewall and an active sidewall being perpendicular to one another; and forming a body region of a second conductivity type adjacent to the active sidewall of the trench gate, wherein the trench gate and the drain region are formed such that the non-active sidewall of the trench gate faces the drain region.Type: GrantFiled: September 27, 2010Date of Patent: January 17, 2012Assignee: Fairchild Semiconductor CorporationInventors: Chang-ki Jeon, Gary Dolny
-
Patent number: 8072029Abstract: A high voltage semiconductor device includes a source region of a first conductivity type having an elongated projection with two sides and a rounded tip in a semiconductor substrate. A drain region of the first conductivity type is laterally spaced from the source region in the semiconductor substrate. A gate electrode extends along the projection of the source region on the semiconductor substrate between the source and drain regions. Top floating regions of a second conductivity type are disposed between the source and drain regions in the shape of arched stripes extending along the rounded tip of the projection of the source region. The top floating regions are laterally spaced from one another by regions of the first conductivity type to thereby form alternating P-N regions along the lateral dimension.Type: GrantFiled: January 11, 2008Date of Patent: December 6, 2011Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yong-Cheol Choi, Chang-Ki Jeon, Sang-Hyun Lee
-
Patent number: 7906828Abstract: A high-voltage integrated circuit includes a low-voltage circuit region having a plurality of semiconductor devices, which operate with respect to a ground voltage, a high-voltage circuit region having a plurality of semiconductor devices, which operate with respect to a voltage that varies from the ground voltage to a high voltage, a junction termination and a first isolation region electrically isolating the low-voltage circuit region from the high-voltage circuit region, a high-voltage resistant diode formed between the low-voltage circuit region and the high-voltage circuit region, and a second isolation region surrounding the high-voltage resistant diode and electrically isolating the high-voltage resistant diode from the low-voltage circuit region and the high-voltage circuit region.Type: GrantFiled: March 4, 2009Date of Patent: March 15, 2011Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Sung-lyong Kim, Chang-ki Jeon
-
Patent number: 7888768Abstract: In one embodiment, a power integrated circuit device is provided. The power integrated circuit device includes a high-side power switch having a high voltage transistor and a low voltage transistor. The high voltage transistor has a gate, a source, and a drain, and is capable of withstanding a high voltage applied to its drain. The low voltage transistor has a gate, a source, and a drain, wherein the drain of the low voltage transistor is connected to the source of the high voltage transistor and the source of the low voltage transistor is connected to the gate of the high voltage transistor, and wherein a control signal is applied to the gate of the low voltage transistor from the power integrated circuit device.Type: GrantFiled: January 9, 2006Date of Patent: February 15, 2011Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Sung-lyong Kim, Chang-ki Jeon, Jong-jib Kim, Jong-tae Hwang
-
Publication number: 20110014760Abstract: A method of forming a field effect transistor (FET) includes: forming a drift region comprising a stack of alternating conductivity type silicon layers; forming a drain region of a first conductivity type extending into the stack of alternating conductivity type silicon layers; forming a trench gate extending into the stack of alternating conductivity type silicon layers, the trench gate having a non-active sidewall and an active sidewall being perpendicular to one another; and forming a body region of a second conductivity type adjacent to the active sidewall of the trench gate, wherein the trench gate and the drain region are formed such that the non-active sidewall of the trench gate faces the drain region.Type: ApplicationFiled: September 27, 2010Publication date: January 20, 2011Inventors: Chang-ki Jeon, Gary Dolny
-
Publication number: 20100320537Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: ApplicationFiled: August 30, 2010Publication date: December 23, 2010Applicant: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-ki Jeon, Hyi-Jeong Park, Hye-mi Kim
-
Publication number: 20100271079Abstract: Disclosed is a power semiconductor device including a bootstrap circuit. The power semiconductor device includes a high voltage unit that provides a high voltage control signal so that a high voltage is output; a low voltage unit that provides a low voltage control signal so that a ground voltage is output, and is spaced apart from the high voltage unit; a charge enable unit that is electrically connected to the low voltage unit and charges a bootstrap capacitor for supplying power to the high voltage unit when the high voltage is output, when the ground voltage is output; and a high voltage cut-off unit that cuts off the high voltage when the high voltage is output so that the high voltage is not applied to the charge enable unit, and includes a first terminal electrically connected to the charge enable unit and a second terminal electrically connected to the high voltage unit.Type: ApplicationFiled: April 20, 2010Publication date: October 28, 2010Applicant: FAIRCHILD KOREA SEMICONDUCTOR LTD.Inventors: Yongcheol CHOI, Chang-Ki JEON, Minsuk KIM, Donghwan KIM
-
Patent number: 7803676Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: GrantFiled: March 30, 2009Date of Patent: September 28, 2010Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-Ki Jeon, Hyi-Jeong Park, Hye-mi Kim
-
Patent number: 7804150Abstract: A field effect transistor includes a trench gate extending into a semiconductor region. The trench gate has a front wall facing a drain region and a side wall perpendicular to the front wall. A channel region extends along the side wall of the trench gate, and a drift region extends at least between the drain region and the trench gate. The drift region includes a stack of alternating conductivity type silicon layers.Type: GrantFiled: June 29, 2006Date of Patent: September 28, 2010Assignee: Fairchild Semiconductor CorporationInventors: Chang-ki Jeon, Gary Dolny
-
Patent number: 7777524Abstract: Provided are a high-voltage semiconductor device including a junction termination which electrically isolates a low voltage unit from a high voltage unit, and a method of fabricating the same. The high voltage semiconductor device includes a high voltage unit, a low voltage unit surrounding the high voltage unit, and a junction termination formed between the high voltage unit and the low voltage unit and surrounding the high voltage unit to electrically isolate the high voltage unit from the low voltage unit. The junction termination includes at least one level shifter which level shifts signals from the low voltage unit and supplies the same to the high voltage unit, a first device isolation region surrounding the high voltage unit to electrically isolate the high voltage unit from the level shifter, and a resistor layer electrically connecting neighboring level shifters.Type: GrantFiled: March 12, 2009Date of Patent: August 17, 2010Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Chang-ki Jeon, Min-suk Kim, Yong-cheol Choi
-
Patent number: 7655979Abstract: There is provided a high voltage gate driver integrated circuit. The high voltage gate driver integrated circuit includes: a high voltage region; a junction termination region surrounding the high voltage region; a low voltage region surrounding the junction termination region; a level shift transistor disposed between the high voltage region and the low voltage region, at least some portions of the level shift transistor being overlapped with the junction termination region; and/or a high voltage junction capacitor disposed between the high voltage region and the low voltage region, at least some portions of the high voltage junction capacitor being overlapped with the junction termination region.Type: GrantFiled: December 5, 2007Date of Patent: February 2, 2010Assignee: Fairchild Korea Semiconductor, Ltd.Inventors: Chang-Ki Jeon, Sung-Iyong Kim, Tae-hun Kwon
-
Publication number: 20100001343Abstract: Provided are a high voltage semiconductor device in which a field shaping layer is formed on the entire surface of a semiconductor substrate and a method of fabricating the same. Specifically, the high voltage semiconductor device includes a first conductivity-type semiconductor substrate. A second conductivity-type semiconductor layer is disposed on a surface of the semiconductor substrate, and a first conductivity-type body region is formed in semiconductor layer. A second conductivity-type source region is formed in the body region. A drain region is formed in the semiconductor layer and is separated from the body region. The field shaping layer is formed on the entire surface of the semiconductor layer facing the semiconductor layer.Type: ApplicationFiled: July 1, 2009Publication date: January 7, 2010Applicant: Fairchild Korea Semiconductor Ltd.Inventors: Yong-cheol CHOI, Chang-ki JEON, Min-suk KIM
-
Patent number: 7605040Abstract: A method of forming a metal oxide semiconductor (MOS) transistor includes the following steps. A substrate of a first conductivity is provided. A first buried layer of a second conductivity type is formed over the substrate. A second buried layer of the first conductivity type is formed in the first buried layer. An epitaxial layer of the second conductivity type is formed over the substrate. A drift region of a second conductivity type is formed in the epitaxial layer. A gate layer is formed over the drift region. A body region of the first conductivity type is formed in the drift region such that the gate overlaps a surface portion of the body region. A source region of the second conductivity is formed in the body region. A drain region of the second conductivity type is formed in the drift region. The drain region is laterally spaced from the body region. The first and second buried layers laterally extend from under the body region to under the drain region.Type: GrantFiled: July 25, 2007Date of Patent: October 20, 2009Assignee: Fairchild Korea Semiconductor Ltd.Inventors: Yong-cheol Choi, Chang-ki Jeon, Cheol-joong Kim
-
Publication number: 20090250753Abstract: Provided are a semiconductor device and a method of fabricating the semiconductor device.Type: ApplicationFiled: March 30, 2009Publication date: October 8, 2009Applicant: Fairchild Korea Semiconductor, Ltd.Inventors: Jong-ho Park, Chang-Ki Jeon, Hyi-Jeong Park, Hye-mi Kim