Patents by Inventor Chao Wei Huang
Chao Wei Huang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240145898Abstract: An electronic device including a metal casing and at least one antenna module is provided. The metal casing includes at least one window. The at least one antenna module is disposed in the at least one window. The at least one antenna module includes a first radiator and a second radiator. The first radiator includes a feeding end, a first ground end joined to the metal casing, a second ground end, a first portion extending from the feeding end to the first ground end, and a second portion extending from the feeding end to the second ground end. A first coupling gap is between the second radiator and the first portion. A second coupling gap is between at least part of the second radiator and the metal casing, and the second radiator includes a third ground end joined to the metal casing.Type: ApplicationFiled: September 8, 2023Publication date: May 2, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Sheng-Chin Hsu, Chih-Wei Liao, Hau Yuen Tan, Cheng-Hsiung Wu, Shih-Keng Huang
-
Publication number: 20240145919Abstract: An antenna module includes a first metal plate and a frame body. The frame body surrounds the first metal plate. The frame body includes a first antenna radiator, a second antenna radiator, a third antenna radiator, a first breakpoint and a second breakpoint. The first antenna radiator includes a first feeding end and excites a first frequency band. The second antenna radiator includes a second feeding end and excites a second frequency band. The third antenna radiator includes a third feeding end and excites a third frequency band. The first breakpoint is located between the first antenna radiator and the second antenna radiator. The second breakpoint is located between the second antenna radiator and the third antenna radiator. An electronic device including the above-mentioned antenna module is also provided.Type: ApplicationFiled: September 6, 2023Publication date: May 2, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Shih-Keng Huang, Chao-Hsu Wu, Chih-Wei Liao, Sheng-Chin Hsu, Hao-Hsiang Yang, Tse-Hsuan Wang
-
Publication number: 20240124163Abstract: A magnetic multi-pole propulsion array system is applied to at least one external cathode and includes a plurality of magnetic multi-pole thrusters connected adjacent to each other. Each magnetic multi-pole thruster includes a propellant provider, a discharge chamber, an anode and a plurality of magnetic components. The propellant provider outputs propellant. The discharge chamber is connected with the propellant provider to accommodate the propellant. The anode is disposed inside the discharge chamber to generate an electric field. The plurality of magnetic components is respectively disposed on several sides of the discharge chamber. One of the several sides of the discharge chamber of the magnetic multi-pole thruster is applied for one side of a discharge chamber of another magnetic multi-pole thruster.Type: ApplicationFiled: December 19, 2022Publication date: April 18, 2024Applicant: National Cheng Kung UniversityInventors: Yueh-Heng Li, Yu-Ting Wu, Chao-Wei Huang, Wei-Cheng Lo, Hsun-Chen Hsieh, Ping-Han Huang, Yi-Long Huang, Sheng-Wen Liu, Wei-Cheng Lien
-
Publication number: 20240113429Abstract: An electronic device including a bracket and an antenna is provided. The bracket includes first, second, third, and fourth surfaces. The antenna includes a radiator. The radiator includes first, second, third, and fourth portions. The first portion is located on the first surface and includes connected first and second sections. The second portion is located on the second surface and includes third, fourth, fifth, and sixth sections. The third section, the fourth section, and the fifth sections are bent and connected to form a U shape. The third portion is located on the third surface and is connected to the second section and the fourth section. The fourth portion is located on the fourth surface and is connected to the fifth section, the sixth section, and the third portion. The radiator is adapted to resonate at a low frequency band and a first high frequency band.Type: ApplicationFiled: August 16, 2023Publication date: April 4, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Sheng-Chin Hsu, Chia-Hung Chen, Chih-Wei Liao, Hau Yuen Tan, Hao-Hsiang Yang, Shih-Keng Huang
-
Patent number: 11941410Abstract: Systems and methods for generating, distributing, and using performance mode BIOS configurations are disclosed. Each performance mode BIOS configuration can be a unique set of BIOS setting values that have been established to optimize a particular performance parameter or set of performance parameters, such as boot speed or operating system installation speed. Based on a given hardware configuration and/or set of performance parameters, one or more performance mode BIOS configurations can be packaged and transferred to a memory of a BMC in the form of one or more configuration payloads. The BIOS Setup Utility can display all configuration payloads, such as listed by the type of performance mode (e.g., “Boot Speed Performance Mode” and “OS Installation Performance Mode”), that are available in the BMC memory and allow a user to overwrite the memory containing the current BIOS configuration with a selected configuration payload.Type: GrantFiled: January 18, 2022Date of Patent: March 26, 2024Assignee: QUANTA COMPUTER INC.Inventors: Lung-Chih Chen, Tian-You Chen, Ting-Wei Chien, Chao-Kai Huang
-
Patent number: 11934027Abstract: An optical system affixed to an electronic apparatus is provided, including a first optical module, a second optical module, and a third optical module. The first optical module is configured to adjust the moving direction of a first light from a first moving direction to a second moving direction, wherein the first moving direction is not parallel to the second moving direction. The second optical module is configured to receive the first light moving in the second moving direction. The first light reaches the third optical module via the first optical module and the second optical module in sequence. The third optical module includes a first photoelectric converter configured to transform the first light into a first image signal.Type: GrantFiled: June 21, 2022Date of Patent: March 19, 2024Assignee: TDK TAIWAN CORP.Inventors: Chao-Chang Hu, Chih-Wei Weng, Chia-Che Wu, Chien-Yu Kao, Hsiao-Hsin Hu, He-Ling Chang, Chao-Hsi Wang, Chen-Hsien Fan, Che-Wei Chang, Mao-Gen Jian, Sung-Mao Tsai, Wei-Jhe Shen, Yung-Ping Yang, Sin-Hong Lin, Tzu-Yu Chang, Sin-Jhong Song, Shang-Yu Hsu, Meng-Ting Lin, Shih-Wei Hung, Yu-Huai Liao, Mao-Kuo Hsu, Hsueh-Ju Lu, Ching-Chieh Huang, Chih-Wen Chiang, Yu-Chiao Lo, Ying-Jen Wang, Shu-Shan Chen, Che-Hsiang Chiu
-
Publication number: 20240079758Abstract: An electronic device includes a metal back cover, a metal frame, and a first, second, third, and fourth radiators. The metal frame includes a discrete part and two connection parts. The connection parts are located by two sides of the discrete part, separated from the discrete part, and connected to the metal back cover. A U-shaped slot is formed between the discrete part and the metal back cover and between the discrete part and the connection parts. The first radiator is separated from the discrete part and includes a feed end. The second, third, and fourth radiators are connected to the discrete part and the metal back cover. The third radiator is located between the first and second radiators. The first radiator is located between the third and fourth radiators. The discrete part and the first, second, third, and fourth radiators form an antenna module together.Type: ApplicationFiled: August 2, 2023Publication date: March 7, 2024Applicant: PEGATRON CORPORATIONInventors: Chien-Yi Wu, Chao-Hsu Wu, Chih-Wei Liao, Hau Yuen Tan, Shih-Keng Huang, Wen-Hgin Chuang, Lin-Hsu Chiang, Chang-Hua Wu, Han-Wei Wang, Chun-Jung Hu
-
Patent number: 11762772Abstract: A data processing apparatus including a memory circuit and a data accessing circuit is provided, in which the memory circuit includes multiple cache ways configured to store data. In response to a first logic state of an enabling signal, if a tag of an address of an access requirement is the same as a corresponding tag of the multiple cache ways, the data accessing circuit determines that a cache hit occurs. In response to a second logic state of the enabling signal, if the address is within one or more predetermined address intervals specified by the data accessing circuit, the data accessing circuit determines that the cache hit occurs, and if the address is outside the one or more predetermined address intervals, the data accessing circuit determines that a cache miss occurs.Type: GrantFiled: September 30, 2021Date of Patent: September 19, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Chao-Wei Huang, Chen-Hsing Wang
-
Patent number: 11747680Abstract: A display panel includes a first substrate, pixel structures, a second substrate, a display medium, a first sealant, and a second sealant. The first substrate includes an active area and a peripheral area outside the active area. The pixel structures are disposed on the active area of the first substrate. The second substrate is disposed opposite to the first substrate. The first sealant is disposed between the first substrate and the second substrate, and is located on the peripheral area of the first substrate. The second sealant is disposed on a side wall of the first substrate and a side wall of the second substrate. The second sealant includes a convex surface overlapped with the side wall of the first substrate and the side wall of the second substrate.Type: GrantFiled: April 8, 2021Date of Patent: September 5, 2023Assignee: Au Optronics CorporationInventors: Yi-Hsin Lin, Chao-Wei Huang
-
Patent number: 11720486Abstract: The present disclosure provides a memory data access apparatus and method thereof. The memory data access apparatus includes a cache memory and a processing unit. The processing unit is configured to: execute a memory read instruction, wherein the memory read instruction includes a memory address; determine that access of the memory address in the cache memory is missed; determine that the memory address is within a memory address range, wherein the memory address range corresponds to a data access amount; and read data blocks corresponding to the data access amount from the memory address of a memory.Type: GrantFiled: August 11, 2020Date of Patent: August 8, 2023Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yen-Ju Lu, Chao-Wei Huang
-
Publication number: 20230170696Abstract: A control device for controlling a power generation system comprises a reception module, for receiving environmental data from the power generation system; an environment generation module, coupled to the reception module, for generating an environment state of the power generation system according to the environment data and an environment model; a strategy generation module, coupled to the environment generation module, for generating a power of the power generation system according to the environmental state, and for generating a control strategy of the power generation system according to the power; a transmission module, coupled to the strategy generation module, for transmitting the control strategy to the power generation system.Type: ApplicationFiled: January 10, 2022Publication date: June 1, 2023Applicant: National Cheng Kung UniversityInventors: Yueh-Heng Li, Yu-Ting Wu, Chao-Wei Huang, Wei-Cheng Lo, Hsun-Chen Hsieh, Po-Hung Lin, Yi-Heng Chen, Ping-Han Huang
-
Publication number: 20230109313Abstract: Disclosed herein is a carbon nanodot-polyacrylic acid composite hydrogel including a polyacrylic acid-based gel matrix having carboxyl groups, and a plurality of fluorescent carbon nanodots having amino groups on surfaces thereof. The fluorescent carbon nanodots are formed by subjecting polyethylenimine and hydrochloric acid to a hydrothermal reaction, and are distributed in the polyacrylic acid-based gel matrix. The amino groups of the fluorescent carbon nanodots are covalently bonded with the carboxyl groups of the polyacrylic acid-based gel matrix. Also disclosed herein are a method for preparing and a formulation for forming a carbon nanodot-polyacrylic acid composite hydrogel.Type: ApplicationFiled: August 4, 2022Publication date: April 6, 2023Inventors: Wei-Yu CHEN, Cheng-Ho CHEN, En-Yu ZHOU, Hui-Shan CHANG, Chao-Wei HUANG, Han-Yi CHOU, Yueh YANG, Guan-Zhu ZHU
-
Patent number: 11428996Abstract: A display device includes a display panel, first and second conductive pads, a conductive adhesive layer and a circuit board. First and second leads are on a first substrate of the display panel and extended to be exposed at a side. A patterned electrode layer is on a second substrate of the display panel and partially exposed at the side. A spacer layer is on the first substrate and covers the first and second leads. A thickness of the spacer layer on the first lead is smaller than a thickness of the remaining part of the spacer layer. The first and second conductive pads are at the side of the display panel. The first conductive pads are extended to a space between the patterned electrode layer and the spacer layer on the first leads. The second conductive pads are connected to the second leads and the spacer layer thereon.Type: GrantFiled: July 12, 2021Date of Patent: August 30, 2022Assignee: AU Optronics CorporationInventors: Yi-Hsin Lin, Chao-Wei Huang, Chia-Hsuan Pai, Ya-Ling Hsu
-
Patent number: 11385894Abstract: A processor circuit is provided. The processor circuit includes an instruction decode unit, an instruction detector, an address generator and a data buffer. The instruction decode unit is configured to decode a load instruction to generate a decoding result. The instruction detector, coupled to the instruction decode unit, is configured to detect if the load instruction is in a load-use scenario. The address generator, coupled to the instruction decode unit, is configured to generate a first address requested by the load instruction according to the decoding result. The data buffer is coupled to the instruction detector and the address generator. When the instruction detector detects that the load instruction is in the load-use scenario, the data buffer is configured to store the first address generated from the address generator, and store data requested by the load instruction according to the first address.Type: GrantFiled: May 6, 2020Date of Patent: July 12, 2022Assignee: REALTEK SEMICONDUCTOR CORPORATIONInventors: Yen-Ju Lu, Chao-Wei Huang
-
Publication number: 20220197801Abstract: A data processing apparatus including a memory circuit and a data accessing circuit is provided, in which the memory circuit includes multiple cache ways configured to store data. In response to a first logic state of an enabling signal, if a tag of an address of an access requirement is the same as a corresponding tag of the multiple cache ways, the data accessing circuit determines that a cache hit occurs. In response to a second logic state of the enabling signal, if the address is within one or more predetermined address intervals specified by the data accessing circuit, the data accessing circuit determines that the cache hit occurs, and if the address is outside the one or more predetermined address intervals, the data accessing circuit determines that a cache miss occurs.Type: ApplicationFiled: September 30, 2021Publication date: June 23, 2022Inventors: Chao-Wei HUANG, Chen-Hsing Wang
-
Publication number: 20220050318Abstract: A display device includes a display panel, first and second conductive pads, a conductive adhesive layer and a circuit board. First and second leads are on a first substrate of the display panel and extended to be exposed at a side. A patterned electrode layer is on a second substrate of the display panel and partially exposed at the side. A spacer layer is on the first substrate and covers the first and second leads. A thickness of the spacer layer on the first lead is smaller than a thickness of the remaining part of the spacer layer. The first and second conductive pads are at the side of the display panel. The first conductive pads are extended to a space between the patterned electrode layer and the spacer layer on the first leads. The second conductive pads are connected to the second leads and the spacer layer thereon.Type: ApplicationFiled: July 12, 2021Publication date: February 17, 2022Applicant: Au Optronics CorporationInventors: Yi-Hsin Lin, Chao-Wei Huang, Chia-Hsuan Pai, Ya-Ling Hsu
-
Publication number: 20220011612Abstract: A display panel includes a first substrate, pixel structures, a second substrate, a display medium, a first sealant, and a second sealant. The first substrate includes an active area and a peripheral area outside the active area. The pixel structures are disposed on the active area of the first substrate. The second substrate is disposed opposite to the first substrate. The first sealant is disposed between the first substrate and the second substrate, and is located on the peripheral area of the first substrate. The second sealant is disposed on a side wall of the first substrate and a side wall of the second substrate. The second sealant includes a convex surface overlapped with the side wall of the first substrate and the side wall of the second substrate.Type: ApplicationFiled: April 8, 2021Publication date: January 13, 2022Applicant: Au Optronics CorporationInventors: Yi-Hsin Lin, Chao-Wei Huang
-
Publication number: 20210216322Abstract: A processor circuit is provided. The processor circuit includes an instruction decode unit, an instruction detector, an address generator and a data buffer. The instruction decode unit is configured to decode a load instruction to generate a decoding result. The instruction detector, coupled to the instruction decode unit, is configured to detect if the load instruction is in a load-use scenario. The address generator, coupled to the instruction decode unit, is configured to generate a first address requested by the load instruction according to the decoding result. The data buffer is coupled to the instruction detector and the address generator. When the instruction detector detects that the load instruction is in the load-use scenario, the data buffer is configured to store the first address generated from the address generator, and store data requested by the load instruction according to the first address.Type: ApplicationFiled: May 6, 2020Publication date: July 15, 2021Inventors: YEN-JU LU, CHAO-WEI HUANG
-
Publication number: 20210173772Abstract: The present disclosure provides a memory data access apparatus and method thereof. The memory data access apparatus includes a cache memory and a processing unit. The processing unit is configured to: execute a memory read instruction, wherein the memory read instruction includes a memory address; determine that access of the memory address in the cache memory is missed; determine that the memory address is within a memory address range, wherein the memory address range corresponds to a data access amount; and read data blocks corresponding to the data access amount from the memory address of a memory.Type: ApplicationFiled: August 11, 2020Publication date: June 10, 2021Inventors: YEN-JU LU, CHAO-WEI HUANG
-
Publication number: 20210149813Abstract: A data write system includes a main memory, a cache memory, and a core processing circuit. The main memory includes a restricted region and a non-restricted region. The cache memory is coupled to the main memory. The cache memory includes multiple ways. The core processing circuit is coupled to the cache memory and includes a logic circuit. The logic circuit is configured to select one of the ways as a selected way according to an access address of the main memory, the restricted region, and mode setting information, to write data corresponding to the access address into the selected way.Type: ApplicationFiled: May 12, 2020Publication date: May 20, 2021Inventors: Yen-Ju Lu, Chao-Wei Huang