Patents by Inventor Charles E. Weitzel
Charles E. Weitzel has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7253455Abstract: In one embodiment, a semiconductor device (500) includes a buffer layer (504) formed over a substrate (502). An AlxGa1?xAs layer (506) is formed over the buffer layer (504) and has a first doped region (508) formed therein. An InxGa1?xAs channel layer (512) is formed over the AlxGa1?xAs layer (506). An AlxGa1?xAs layer (518) is formed over the InxGa1?xAs channel layer (512), and the AlxGa1?xAs layer (518) has a second doped region formed therein. A GaAs layer (520) having a first recess is formed over the AlxGa1?xAs layer (518). A control electrode (526) is formed over the AlxGa1?xAs layer (518). A doped GaAs layer (524) is formed over the undoped GaAs layer (520) and on opposite sides of the control electrode (526) and provides first and second current electrodes. When used to amplify a digital modulation signal, the semiconductor device (500) maintains linear operation over a wide temperature range.Type: GrantFiled: April 5, 2005Date of Patent: August 7, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Olin L. Hartin, Ellen Y. Lan, Philip H. Li, Monte G. Miller, Matthias Passlack, Marcus R. Ray, Charles E. Weitzel
-
Patent number: 7229903Abstract: A semiconductor structure includes a first semiconductor layer, a second semiconductor layer over the first semiconductor layer, a third semiconductor layer over the second semiconductor layer, and a fourth semiconductor layer over the third semiconductor layer. A first conductive portion is coupled to the first semiconductor layer, and a second conductive portion is formed over the first semiconductor layer.Type: GrantFiled: August 25, 2004Date of Patent: June 12, 2007Assignee: Freescale Semiconductor, Inc.Inventors: Hsin-Hua P. Li, Bruce M. Green, Olin L. Hartin, Ellen Y. Lan, Charles E. Weitzel
-
Patent number: 6939781Abstract: In one embodiment of the invention, a semiconductor component includes a semiconductor substrate (110), a first dielectric layer (120) above the semiconductor substrate, a first ohmic contact region (410) and a second ohmic contact region (420) above the semiconductor substrate, a gate electrode (1120) above the semiconductor substrate and between the first ohmic contact region and the second ohmic contact region, a field plate (210) above the first dielectric layer and between the gate electrode and the second ohmic contact region, a second dielectric layer (310) above the field plate, the first dielectric layer, the first ohmic contact region, and the second ohmic contact region, and a third dielectric layer (910) between the gate electrode and the field plate and not located above the gate electrode or the field plate.Type: GrantFiled: June 27, 2003Date of Patent: September 6, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Randy D. Redd, Paul A. Fisher, Olin L. Hartin, Lawrence S. Klingbeil, Ellen Lan, Hsin-Hua P. Li, Charles E. Weitzel
-
Patent number: 6893947Abstract: A method for fabricating an RF enhancement mode FET (30) having improved gate properties is provided. The method comprises the steps of providing (131) a substrate (31) having a stack of semiconductor layers (32-35) formed thereon, the stack including a cap layer (35) and a central layer (33) defining a device channel, forming (103) a photoresist pattern (58) over the cap layer, thereby defining a masked region and an unmasked region, and, in any order, (a) creating (105) an implant region (36, 37) in the unmasked region, and (b) removing (107) the cap layer from the unmasked region. By forming the implant region and cap region with no overlap, a device with low current leakage may be achieved.Type: GrantFiled: June 25, 2002Date of Patent: May 17, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Marino J. Martinez, Ernest Schirmann, Olin L. Hartin, Colby G. Rampley, Mariam G. Sadaka, Charles E. Weitzel, Julio Costa
-
Patent number: 6867078Abstract: A microwave field effect transistor (10) has a high conductivity gate (44) overlying a double heterojunction structure (14, 18, 22) that has an undoped channel layer (18). The heterojunction structure overlies a substrate (12). A recess layer that is a not intentionally doped (NID) layer (24) overlies the heterojunction structure and is formed with a predetermined thickness that minimizes impact ionization effects at an interface of a drain contact of source/drain ohmic contacts (30) and permits significantly higher voltage operation than previous step gate transistors. Another recess layer (26) is used to define a gate dimension. A Schottky gate opening (42) is formed within a step gate opening (40) to create a step gate structure. A channel layer (18) material of InxGa1?xAs is used to provide a region of electron confinement with improved transport characteristics that result in higher frequency of operation, higher power density and improved power-added efficiency.Type: GrantFiled: November 19, 2003Date of Patent: March 15, 2005Assignee: Freescale Semiconductor, Inc.Inventors: Bruce M. Green, Olin L. Hartin, Lawrence S. Klingbeil, Ellen Y. Lan, Hsin-Hua P. Li, Charles E. Weitzel
-
Publication number: 20040262629Abstract: In one embodiment of the invention, a semiconductor component includes a semiconductor substrate (110), a first dielectric layer (120) above the semiconductor substrate, a first ohmic contact region (410) and a second ohmic contact region (420) above the semiconductor substrate, a gate electrode (1120) above the semiconductor substrate and between the first ohmic contact region and the second ohmic contact region, a field plate (210) above the first dielectric layer and between the gate electrode and the second ohmic contact region, a second dielectric layer (310) above the field plate, the first dielectric layer, the first ohmic contact region, and the second ohmic contact region, and a third dielectric layer (910) between the gate electrode and the field plate and not located above the gate electrode or the field plate.Type: ApplicationFiled: June 27, 2003Publication date: December 30, 2004Applicant: Motorola, Inc.Inventors: Randy D. Redd, Paul A. Fisher, Olin L. Hartin, Lawrence S. Klingbeil, Ellen Lan, Hsin-Hua P. Li, Charles E. Weitzel
-
Publication number: 20030235974Abstract: A method for fabricating an RF enhancement mode FET (30) having improved gate properties is provided. The method comprises the steps of providing (131) a substrate (31) having a stack of semiconductor layers (32-35) formed thereon, the stack including a cap layer (35) and a central layer (33) defining a device channel, forming (103) a photoresist pattern (58) over the cap layer, thereby defining a masked region and an unmasked region, and, in any order, (a) creating (105) an implant region (36, 37) in the unmasked region, and (b) removing (107) the cap layer from the unmasked region. By forming the implant region and cap region with no overlap, a device with low current leakage may be achieved.Type: ApplicationFiled: June 25, 2002Publication date: December 25, 2003Applicant: Motorola Inc.Inventors: Marino J. Martinez, Ernest Schirmann, Olin L. Hartin, Colby G. Rampley, Mariam G. Sadaka, Charles E. Weitzel, Julio Costa
-
Publication number: 20020024090Abstract: An integrated smart power circuit including a power semiconductor device fabricated on a conducting substrate with a source positioned adjacent the upper surface of the substrate, a control terminal between the upper and lower surfaces, and a drain positioned adjacent the lower surface of the substrate. A high resistance layer is formed on a portion of the upper surface of the substrate, either directly overlying or adjacent to the power device, and doped semiconductor material is positioned on the high resistance layer. Control circuitry is formed in the doped semiconductor material. The high resistance layer can be conveniently formed by growing a layer of AlAs and growing doped layers on the AlAs. The AlAs can be easily oxidized thereafter.Type: ApplicationFiled: July 30, 2001Publication date: February 28, 2002Inventors: Charles E. Weitzel, Nada El-Zein
-
Patent number: 6255710Abstract: An integrated smart power circuit including a power semiconductor device fabricated on a conducting substrate with a source positioned adjacent the upper surface of the substrate, a control terminal between the upper and lower surfaces, and a drain positioned adjacent the lower surface of the substrate. A high resistance layer is formed on a portion of the upper surface of the substrate, either directly overlying or adjacent to the power device, and doped semiconductor material is positioned on the high resistance layer. Control circuitry is formed in the doped semiconductor material. The high resistance layer can be conveniently formed by growing a layer of AlAs and growing doped layers on the AlAs. The AlAs can be easily oxidized thereafter.Type: GrantFiled: May 4, 1998Date of Patent: July 3, 2001Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Nada El-Zein
-
Patent number: 6180495Abstract: A silicon carbide transistor (10) is formed from a silicon carbide film (14) that is formed on a silicon carbide substrate bulk (37). A conductor pattern layer (25) is formed on the silicon carbide film (14) and the silicon carbide film (14) removed from the silicon carbide substrate bulk (37) and attached to a substrate (11) of a dissimilar semiconductor material.Type: GrantFiled: April 3, 1998Date of Patent: January 30, 2001Assignee: Motorola, Inc.Inventors: Syd R. Wilson, Charles E. Weitzel, Mohit Bhatnagar, Karen E. Moore, Thomas A. Wetteroth
-
Patent number: 6146926Abstract: A lateral gate, vertical drift region transistor including a drain positioned on one surface of a substrate and a doped structure having a buried region therein positioned on the other surface of the substrate. The buried region defining a drift region in the doped structure extending vertically from the substrate and further defining a doped region in communication with the drift region and adjacent the surface of the doped structure. A source positioned on the doped structure in communication with the doped region and an implant region positioned in the doped region adjacent the surface and in communication with the source and buried region. An insulating layer positioned on the doped structure with a metal gate positioned on the insulating layer so as to define an inversion region in the implant region extending laterally adjacent the control terminal and communicating with the drift region and the source.Type: GrantFiled: August 19, 1998Date of Patent: November 14, 2000Assignee: Motorola, Inc.Inventors: Mohit Bhatnagar, Charles E. Weitzel
-
Patent number: 6127272Abstract: A method of performing electron beam lithography on high resistivity substrates including forming semiconductor material on a high resistivity substrate and etching the semiconductor material to form mesas with electrically interconnecting bridges between the mesas. Semiconductor devices are formed in the mesas employing electron beam lithography and charges generated by the electron beam lithography are dispersed along the interconnecting bridges thereby preventing charge accumulation on the mesas. The bridges are removed by etching or sawing during die separation.Type: GrantFiled: January 26, 1998Date of Patent: October 3, 2000Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Karen E. Moore
-
Patent number: 6100549Abstract: A high breakdown voltage HFET includes a reduced surface field (RESURF) layer of p-type conductivity GaN positioned on a substrate with a channel layer of n-type conductivity GaN positioned thereon. A barrier layer of n-type conductivity Al.sub.x Ga.sub.1-x N is positioned on the channel layer to form a lateral channel adjacent to and parallel with the interface. A gate electrode is positioned on the barrier layer overlying the lateral channel and a drain electrode is positioned on the channel layer in contact with the lateral channel and spaced to one side of the gate electrode a distance which determines the breakdown voltage. A source electrode is positioned on the channel layer to the opposite side of the gate electrode, in contact with the lateral channel and also in contact with the RESURF layer.Type: GrantFiled: August 12, 1998Date of Patent: August 8, 2000Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Mohit Bhatnagar
-
Patent number: 6002148Abstract: A silicon carbide MESFET (10) is formed to have a source (21) and a drain (22) that are self-aligned to a gate (16) of the MESFET (10). The gate (16) is formed to have a T-shaped structure with a gate-to-source spacer (18) and gate-to-drain spacer (19) along each side of a base of the gate (16). The gate (16) is used as a mask for implanting dopants to form the source (21) and drain (22). A laser annealing is performed after the implantation to activate the dopants. Because the laser annealing is a low temperature operation, the gate (16) is not detrimentally affected during the annealing.Type: GrantFiled: June 30, 1995Date of Patent: December 14, 1999Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Karen E. Moore, Kenneth L. Davis
-
Patent number: 5956578Abstract: A method of fabricating an integrated VFET and Schottky diode including forming a source region on the upper surface of a substrate so as to define a channel. First and second spaced apart gates are formed on opposing sides of the source region so as to abut the channel, thereby forming a channel structure. Schottky metal is positioned on the upper surface of the substrate proximate the channel structure to define a Schottky diode region and form a Schottky diode. A source contact is formed in communication with the source region and the Schottky metal, and a drain contact is formed on the lower surface of the substrate.Type: GrantFiled: April 23, 1997Date of Patent: September 21, 1999Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Christine Thero, Mohit Bhatnagar
-
Patent number: 5933750Abstract: A method of fabricating a semiconductor device on thinned wide bandgap material including providing a support having a planar surface and a semiconductor substrate. Implanting a layer of ions in the substrate to create a layer of microbubbles defining a thin film having a planar surface and a remaining mass separated by the layer of implanted ions. Intimately contacting the planar surface of the thin film to the planar surface of the support and heating the support and substrate to separate the remaining mass from the thin film. A semiconductor device is formed on the thin film, and the support is thinned.Type: GrantFiled: April 3, 1998Date of Patent: August 3, 1999Assignee: Motorola, Inc.Inventors: Syd R. Wilson, Charles E. Weitzel, Mohit Bhatnagar, Karen E. Moore, Thomas A. Wetteroth
-
Patent number: 5917203Abstract: A lateral gate, vertical drift region transistor including a drain positioned on one surface of a substrate and a doped structure having a buried region therein positioned on the other surface of the substrate. The buried region defining a drift region in the doped structure extending vertically from the substrate and further defining a doped region in communication with the drift region and adjacent the surface of the doped structure. A source positioned on the doped structure in communication with the doped region and an implant region positioned in the doped region adjacent the surface and in communication with the source and buried region. An insulating layer positioned on the doped structure with a metal gate positioned on the insulating layer so as to define an inversion region in the implant region extending laterally adjacent the control terminal and communicating with the drift region and the source.Type: GrantFiled: March 31, 1997Date of Patent: June 29, 1999Assignee: Motorola, Inc.Inventors: Mohit Bhatnagar, Charles E. Weitzel
-
Patent number: 5917204Abstract: AN IGBT including a collector positioned on one surface of a substrate and a doped structure having a buried region therein positioned on the other surface of the substrate. The buried region defining a drift region in the doped structure extending vertically from the substrate and further defining a doped region in communication with the drift region and adjacent the surface of the doped structure. An emitter positioned on the doped structure in communication with the doped region. An insulating layer positioned on the doped structure with a metal gate positioned on the insulating layer so as to define a conduction channel extending laterally adjacent the control terminal and communicating with the drift region and the emitter. The substrate and buried region are the same conductivity and opposite the doped region to form a bipolar transistor therebetween.Type: GrantFiled: March 31, 1997Date of Patent: June 29, 1999Assignee: Motorola, Inc.Inventors: Mohit Bhatnagar, Charles E. Weitzel
-
Patent number: 5895260Abstract: Fabricating a device including a Schottky diode by growing a dielectric film on a SiC substrate structure and forming an ohmic contact on the opposite surface of the substrate structure by depositing a layer of metal and annealing at a temperature above 900.degree. C. Implanting doping material in the substrate structure through spaced apart openings to form high resistivity areas and depositing a dielectric layer on the dielectric film to define a contact opening positioned between the spaced apart high resistivity areas. Annealing the implant at a temperature less than approximately 400.degree. C. to reduce reverse leakage current and depositing metal in the contact opening to form a Schottky contact.Type: GrantFiled: March 29, 1996Date of Patent: April 20, 1999Assignee: Motorola, Inc.Inventors: Mohit Bhatnagar, Charles E. Weitzel, Christine Thero
-
Patent number: 5885860Abstract: A silicon carbide MESFET (10) is formed to have a source (21) and a drain (22) that are self-aligned to a gate (16) of the MESFET (10). The gate (16) is formed to have a T-shaped structure with a gate-to-source spacer (18) and gate-to-drain spacer (19) along each side of a base of the gate (16). The gate (16) is used as a mask for implanting dopants to form the source (21) and drain (22). A laser annealing is performed after the implantation to activate the dopants. Because the laser annealing is a low temperature operation, the gate (16) is not detrimentally affected during the annealing.Type: GrantFiled: June 16, 1997Date of Patent: March 23, 1999Assignee: Motorola, Inc.Inventors: Charles E. Weitzel, Karen E. Moore, Kenneth L. Davis