Patents by Inventor Charles F. Musante
Charles F. Musante has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9165831Abstract: A method including forming a plurality of dicing channels in a front side of a wafer; the plurality of dicing channels including a depth at least greater than a desired final thickness of the wafer, filling the plurality of dicing channels with a fill material and removing a portion of the wafer from a back side of the wafer until the desired final thickness is achieved, where a portion of the fill material within the plurality of dicing channel is exposed. The method further including depositing a metal layer on the back side of the wafer; removing the fill material from within the plurality of dicing channels to expose the metal layer at a bottom of the plurality of dicing channels, and removing a portion of the metal layer located at the bottom of the plurality of dicing channels.Type: GrantFiled: June 27, 2013Date of Patent: October 20, 2015Assignee: GLOBALFOUNDRIES INC.Inventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Charles F. Musante, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Publication number: 20150255404Abstract: A method including forming a through-substrate via through a thickness of a substrate, the thickness of the substrate is measured from a front side of the substrate to a back side of the substrate, removing a first portion of the substrate to form an opening in the back side of the substrate such that a second portion of the substrate remains in direct contact surrounding a vertical sidewall of the through-substrate via, and filling the opening with an alternate material having a lower modulus of elasticity than the substrate.Type: ApplicationFiled: March 4, 2014Publication date: September 10, 2015Applicant: International Business Machines CorporationInventors: James W. Adkisson, Yoba Amoah, Jeffrey P. Gambino, Christine A. Leggett, Max L. Lifson, Charles F. Musante, Sruthi Samala, David C. Thomas
-
Patent number: 9059111Abstract: A semiconductor structure, method of manufacturing the same and design structure thereof are provided. The semiconductor structure includes a substrate including a semiconductor layer and a plurality of TSVs embedded therein. At least one TSV has a TSV tip extending from a backside surface of the substrate. The semiconductor structure further includes a multilayer metal contact structure positioned on the backside surface of the substrate. The multilayer metal contact structure includes at least a conductive layer covering the backside surface of the substrate and covering protruding surfaces of the TSV tip. The conductive layer has a non-planar first surface and a substantially planar second surface opposite of the first surface.Type: GrantFiled: April 11, 2013Date of Patent: June 16, 2015Assignee: International Business Machines CorporationInventors: Robert D. Edwards, Jeffrey P. Gambino, Charles F. Musante, Ping-Chuan Wang
-
Publication number: 20150132527Abstract: A handle wafer which prevents edge cracking during a thinning process and method of using the handle wafer for grinding processes are disclosed. The handle wafer includes a body portion with a bottom surface. A square edge portion is provided about a circumference of the bottom surface.Type: ApplicationFiled: November 12, 2013Publication date: May 14, 2015Applicant: International Business Machines CorporationInventors: Jeffrey P. GAMBINO, Kenneth F. MCAVEY, JR., Charles F. MUSANTE, Bruce W. PORTH, Anthony K. STAMPER, Timothy D. SULLIVAN
-
Publication number: 20150096673Abstract: The embodiments of the present invention relate to semiconductor device manufacturing, and more particularly, a method of temporarily bonding a semiconductor wafer to a wafer carrier with a multi-layered contact layer as well as a structure. A method is disclosed that includes: forming a first layer on a surface of a semiconductor wafer; forming a second layer on the first layer; bonding a perforated carrier to the second layer; and removing the semiconductor wafer from the perforated carrier. The first layer may be composed of an adhesive. The second layer may be composed of a material having a higher outgassing temperature than the first layer.Type: ApplicationFiled: October 7, 2013Publication date: April 9, 2015Applicant: International Business Machines CorporationInventors: Jeffrey P. Gambino, Kenneth F. McAvey, JR., Charles F. Musante, Anthony K. Stamper
-
Publication number: 20150083638Abstract: A package assembly for thin wafer shipping using a wafer container and a method of use are disclosed. The package assembly includes a shipping container and a wafer container having a bottom surface and a plurality of straps attached thereto placed within the shipping container. The package assembly further includes upper and lower force distribution plates provided within the shipping container positioned respectively on a top side and bottom side thereof.Type: ApplicationFiled: September 25, 2013Publication date: March 26, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Damyon L. Corbin, Charles F. Musante
-
Publication number: 20150076029Abstract: A package assembly for thin wafer shipping using force distribution plates and a method of use are disclosed. The package assembly includes a container and upper and lower force distribution plates provided within the container. The upper and lower force distribution plates are positioned respectively on a top side and bottom side of the container.Type: ApplicationFiled: September 19, 2013Publication date: March 19, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Damyon L. Corbin, Charles F. Musante
-
Publication number: 20150044619Abstract: A substrate carrier, including: a baffle having a continuous perimeter sidewall surrounding an enclosed region; and one or more standoffs attached to an inside surface of the perimeter sidewall, the one or more standoffs extending into the enclosed region and below a bottom edge of the perimeter sidewall, the one or more standoffs each having a lip located between an upper edge of the baffle and the lower edge of the baffle. Also, a method of annealing substrates using the substrate carrier.Type: ApplicationFiled: August 7, 2013Publication date: February 12, 2015Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John C. Hall, Jeffrey C. Maling, Charles F. Musante
-
Publication number: 20150001683Abstract: A method including forming a plurality of dicing channels in a front side of a wafer; the plurality of dicing channels including a depth at least greater than a desired final thickness of the wafer, filling the plurality of dicing channels with a fill material and removing a portion of the wafer from a back side of the wafer until the desired final thickness is achieved, where a portion of the fill material within the plurality of dicing channel is exposed. The method further including depositing a metal layer on the back side of the wafer; removing the fill material from within the plurality of dicing channels to expose the metal layer at a bottom of the plurality of dicing channels, and removing a portion of the metal layer located at the bottom of the plurality of dicing channels.Type: ApplicationFiled: June 27, 2013Publication date: January 1, 2015Inventors: Timothy H. Daubenspeck, Jeffrey P. Gambino, Charles F. Musante, Christopher D. Muzzy, Wolfgang Sauter, Timothy D. Sullivan
-
Patent number: 8912091Abstract: A backside metal ground plane with improved metal adhesion and methods of manufacture are disclosed herein. The method includes forming at least one through silicon via (TSV) in a substrate. The method further includes forming an oxide layer on a backside of the substrate. The method further includes forming a metalized ground plane on the oxide layer and in electrical contact with an exposed portion of the at least one TSV.Type: GrantFiled: January 10, 2013Date of Patent: December 16, 2014Assignee: International Business Machines CorporationInventors: Jay S. Burnham, Damyon L. Corbin, George A. Dunbar, III, Jeffrey P. Gambino, John C. Hall, Kenneth F. McAvey, Jr., Charles F. Musante, Anthony K. Stamper
-
Patent number: 8878326Abstract: Structures and design structures for improved adhesion of protective layers of imager microlens structures are disclosed. A method of fabricating a semiconductor structure includes forming an interfacial region between a microlens and a protective oxide layer. The interfacial region has a lower concentration of oxygen than the protective oxide layer.Type: GrantFiled: February 5, 2013Date of Patent: November 4, 2014Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Robert K. Leidy, Charles F. Musante, John G. Twombly
-
Publication number: 20140306322Abstract: A semiconductor structure, method of manufacturing the same and design structure thereof are provided. The semiconductor structure includes a substrate including a semiconductor layer and a plurality of TSVs embedded therein. At least one TSV has a TSV tip extending from a backside surface of the substrate. The semiconductor structure further includes a multilayer metal contact structure positioned on the backside surface of the substrate. The multilayer metal contact structure includes at least a conductive layer covering the backside surface of the substrate and covering protruding surfaces of the TSV tip. The conductive layer has a non-planar first surface and a substantially planar second surface opposite of the first surface.Type: ApplicationFiled: April 11, 2013Publication date: October 16, 2014Applicant: International Business Machines CorporationInventors: Robert D. Edwards, Jeffrey P. Gambino, Charles F. Musante, Ping-Chuan Wang
-
Publication number: 20140225231Abstract: Apparatus and methods modulate the bowing of thin wafers. According to a method, a wafer is formed of semiconductor material. The wafer has a front side and a back side. A cross-section of the wafer is reduced by thinning material from the front side of the wafer. A plurality of circuits comprising individual semiconductor devices are formed on the front side of the wafer. A stress-balancing layer is formed on the back side of the wafer. The stress-balancing layer comprises at least one of a polymer film and/or a metal film having at least one metal layer. A heat treatment is applied to the wafer. The heat treatment may be an annealing process to a temperature between 150° C. and 450° C., which develops an in-situ bilateral tensile stress in the stress-balancing layer that modulates the bowing of thin wafers.Type: ApplicationFiled: February 12, 2013Publication date: August 14, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey P. Gambino, John C. Hall, Kenneth F. McAvey, JR., Charles F. Musante, Anthony K. Stamper
-
Patent number: 8778737Abstract: Methods for bonding substrate surfaces, bonded substrate assemblies, and design structures for a bonded substrate assembly. Device structures of a product chip are formed using a first surface of a device substrate. A wiring layer of an interconnect structure for the device structures is formed on the product chip. The wiring layer is planarized. A temporary handle wafer is removably bonded to the planarized wiring layer. In response to removably bonding the temporary handle wafer to the planarized first wiring layer, a second surface of the device substrate, which is opposite to the first surface, is bonded to a final handle substrate. The temporary handle wafer is then removed from the assembly.Type: GrantFiled: October 31, 2011Date of Patent: July 15, 2014Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, James S. Dunn, Dale W. Martin, Charles F. Musante, BethAnn Rainey, Leathen Shi, Edmund J. Sprogis, Cornelia K. Tsang
-
Publication number: 20140191408Abstract: A backside metal ground plane with improved metal adhesion and methods of manufacture are disclosed herein. The method includes forming at least one through silicon via (TSV) in a substrate. The method further includes forming an oxide layer on a backside of the substrate. The method further includes forming a metalized ground plane on the oxide layer and in electrical contact with an exposed portion of the at least one TSV.Type: ApplicationFiled: January 10, 2013Publication date: July 10, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jay S. BURNHAM, Damyon L. CORBIN, George A. DUNBAR, III, Jeffrey P. GAMBINO, John C. HALL, Kenneth F. MCAVEY, JR., Charles F. MUSANTE, Anthony K. STAMPER
-
Patent number: 8742560Abstract: Optical structures having an array of protuberances between two layers having different refractive indices are provided. The array of protuberances has vertical and lateral dimensions less than the wavelength range of lights detectable by a photodiode of a CMOS image sensor. The array of protuberances provides high transmission of light with little reflection. The array of protuberances may be provided over a photodiode, in a back-end-of-line interconnect structure, over a lens for a photodiode, on a backside of a photodiode, or on a window of a chip package.Type: GrantFiled: February 22, 2013Date of Patent: June 3, 2014Assignee: International Business Machines CorporationInventors: James W. Adkisson, John J. Ellis-Monaghan, Jeffrey P. Gambino, Charles F. Musante
-
Publication number: 20140138844Abstract: A patterned backside metal ground plane for improved metal adhesion and methods of manufacture are disclosed herein. The method includes forming at least one die on a substrate. The at least one die is formed adjacent to a dicing channel and includes through silicon vias (TSVs). The method further includes forming a metalized ground plane on a backside of the substrate in contact with the TSVs and which is located in such areas on the backside of the substrate that it does not interfere with dicing operations performed within the dicing channel.Type: ApplicationFiled: November 21, 2012Publication date: May 22, 2014Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Jeffrey P. Gambino, Kenneth F. McAvey, JR., Charles F. Musante, Anthony K. Stamper
-
Patent number: 8716771Abstract: Optical structures having an array of protuberances between two layers having different refractive indices are provided. The array of protuberances has vertical and lateral dimensions less than the wavelength range of lights detectable by a photodiode of a CMOS image sensor. The array of protuberances provides high transmission of light with little reflection. The array of protuberances may be provided over a photodiode, in a back-end-of-line interconnect structure, over a lens for a photodiode, on a backside of a photodiode, or on a window of a chip package.Type: GrantFiled: March 13, 2012Date of Patent: May 6, 2014Assignee: International Business Machines CorporationInventors: James W. Adkisson, John J. Ellis-Monaghan, Jeffrey P. Gambino, Charles F. Musante
-
Patent number: 8476099Abstract: Methods, structures, and design structures for improved adhesion of protective layers of imager microlens structures are disclosed. A method of fabricating a semiconductor structure includes forming an interfacial region between a microlens and a protective oxide layer. The interfacial region has a lower concentration of oxygen than the protective oxide layer.Type: GrantFiled: July 22, 2010Date of Patent: July 2, 2013Assignee: International Business Machines CorporationInventors: Edward C. Cooney, III, Jeffrey P. Gambino, Robert K. Leidy, Charles F. Musante, John G. Twombly
-
Publication number: 20130105981Abstract: Methods for bonding substrate surfaces, bonded substrate assemblies, and design structures for a bonded substrate assembly. Device structures of a product chip are formed using a first surface of a device substrate. A wiring layer of an interconnect structure for the device structures is formed on the product chip. The wiring layer is planarized. A temporary handle wafer is removably bonded to the planarized wiring layer. In response to removably bonding the temporary handle wafer to the planarized first wiring layer, a second surface of the device substrate, which is opposite to the first surface, is bonded to a final handle substrate. The temporary handle wafer is then removed from the assembly.Type: ApplicationFiled: October 31, 2011Publication date: May 2, 2013Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Edward C. Cooney, III, James S. Dunn, Dale W. Martin, Charles F. Musante, BethAnn Rainey, Leathen Shi, Edmund J. Sprogis, Cornelia K. Tsang