Patents by Inventor Charles Ingalls
Charles Ingalls has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10796743Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: GrantFiled: November 8, 2018Date of Patent: October 6, 2020Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Patent number: 10672435Abstract: Apparatuses for signal boost are disclosed. An example apparatus includes: first and second digit lines coupled to memory cells; a sense amplifier including: first and second transistors having gates operatively coupled to the first digit line and drains coupled to a first node, sources of the first and second transistors coupled to first and second control lines providing first and second power supply voltage respectively; and third and fourth transistors having gates coupled to the second digit line and drains coupled to a second node, sources of the third and fourth transistors coupled to the first and second control lines respectively; a power line coupled to the first node and the second node; and a power switch providing either the first power supply voltage or a third power supply voltage smaller than the first power supply voltage to the power line.Type: GrantFiled: January 24, 2019Date of Patent: June 2, 2020Assignee: Micron Technology, Inc.Inventors: Charles Ingalls, Christopher Kawamura
-
Publication number: 20190156869Abstract: Apparatuses for signal boost are disclosed. An example apparatus includes: first and second digit lines coupled to memory cells; a sense amplifier including: first and second transistors having gates operatively coupled to the first digit line and drains coupled to a first node, sources of the first and second transistors coupled to first and second control lines providing first and second power supply voltage respectively; and third and fourth transistors having gates coupled to the second digit line and drains coupled to a second node, sources of the third and fourth transistors coupled to the first and second control lines respectively; a power line coupled to the first node and the second node; and a power switch providing either the first power supply voltage or a third power supply voltage smaller than the first power supply voltage to the power line.Type: ApplicationFiled: January 24, 2019Publication date: May 23, 2019Applicant: MICRON TECHNOLOGY, INC.Inventors: Charles Ingalls, Christopher Kawamura
-
Publication number: 20190147932Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: ApplicationFiled: November 8, 2018Publication date: May 16, 2019Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Patent number: 10236036Abstract: Apparatuses for signal boost are disclosed An example apparatus includes: first and second digit lines coupled to memory cells; a sense amplifier including: first and second transistors having gates operatively coupled to the first digit line and drains coupled to a first node, sources of the first and second transistors coupled to first and second control lines providing first and second power supply voltage respectively; and third and fourth transistors having gates coupled to the second digit line and drains coupled to a second node, sources of the third and fourth transistors coupled to the first and second control lines respectively; a power line coupled to the first node and the second node; and a power switch providing either the first power supply voltage or a third power supply voltage smaller than the first power supply voltage to the power line.Type: GrantFiled: May 9, 2017Date of Patent: March 19, 2019Assignee: Micron Technology, Inc.Inventors: Charles Ingalls, Christopher Kawamura
-
Patent number: 10153024Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: GrantFiled: December 29, 2017Date of Patent: December 11, 2018Assignee: MICRON TECHNOLOGY, INC.Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Publication number: 20180330766Abstract: Apparatuses for signal boost are disclosed An example apparatus includes: first and second digit lines coupled to memory cells; a sense amplifier including: first and second transistors having gates operatively coupled to the first digit line and drains coupled to a first node, sources of the first and second transistors coupled to first and second control lines providing first and second power supply voltage respectively; and third and fourth transistors having gates coupled to the second digit line and drains coupled to a second node, sources of the third and fourth transistors coupled to the first and second control lines respectively; a power line coupled to the first node and the second node; and a power switch providing either the first power supply voltage or a third power supply voltage smaller than the first power supply voltage to the power line.Type: ApplicationFiled: May 9, 2017Publication date: November 15, 2018Applicant: Micron Technology, Inc.Inventors: Charles Ingalls, Christopher Kawamura
-
Publication number: 20180158501Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: ApplicationFiled: December 29, 2017Publication date: June 7, 2018Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Patent number: 9934839Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: GrantFiled: August 28, 2017Date of Patent: April 3, 2018Assignee: MICRON TECHNOLOGY, INC.Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Publication number: 20180005680Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: ApplicationFiled: August 28, 2017Publication date: January 4, 2018Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Publication number: 20170294220Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: ApplicationFiled: April 11, 2016Publication date: October 12, 2017Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Patent number: 9786348Abstract: Methods, systems, and devices for operating a ferroelectric memory cell or cells are described. A ferroelectric memory cell may be used to store a logic state. The capacitance of a digit line of the ferroelectric memory cell may be dynamically increased prior to, and during a portion of, a read operation used to determine a stored logic state of the cell. The capacitance may be increased by leveraging intrinsic capacitance of digit lines of the array—e.g., by shorting one digit line to another digit line. Increasing the capacitance of the digit line may increase the signal on the digit line that is sensed during the read operation.Type: GrantFiled: April 11, 2016Date of Patent: October 10, 2017Assignee: Micron Technology, Inc.Inventors: Christopher Kawamura, Charles Ingalls, Scott Derner
-
Patent number: 9147473Abstract: Apparatuses, global and local wordline drivers, and methods for driving a wordline voltage in a memory is described. An example apparatus includes a memory array including a plurality of sub-arrays. The plurality of sub arrays are coupled to a wordline. The memory array further including a plurality of local wordline drivers coupled between a global wordline and the wordline. The plurality of local wordline drivers are configured to selectively couple the wordline to the global wordline during a memory access operation. The example apparatus further includes a global wordline driver configured to selectively couple the wordline to the global wordline during the memory access operation.Type: GrantFiled: August 1, 2013Date of Patent: September 29, 2015Assignee: Micron Technology, Inc.Inventors: Tae Kim, Howard Kirsch, Charles Ingalls, K. Shawn Smith, Jonathan Doebler
-
Patent number: 9087604Abstract: A pre-charging method applied in DRAM which includes steps of: enabling wordlines in an active array and an reference array; disabling the wordlines in the active array; equilibrating digital lines in the active array and the reference array to half of a power supply voltage; storing the half of the power supply voltage in reference cells of the reference array; disabling the wordlines in the reference array; pre-charging the digital lines in the active array and the reference array to the power supply voltage; and enabling the wordlines in the active array and the reference array at the same time.Type: GrantFiled: April 13, 2014Date of Patent: July 21, 2015Assignee: NANYA TECHNOLOGY CORPORATIONInventors: Scott Derner, Charles Ingalls, Howard Kirsch, Tae Kim
-
Publication number: 20150036442Abstract: Apparatuses, global and local wordline drivers, and methods for driving a wordline voltage in a memory is described. An example apparatus includes a memory array including a plurality of sub-arrays. The plurality of sub arrays are coupled to a wordline. The memory array further including a plurality of local wordline drivers coupled between a global wordline and the wordline. The plurality of local wordline drivers are configured to selectively couple the wordline to the global wordline during a memory access operation. The example apparatus further includes a global wordline driver configured to selectively couple the wordline to the global wordline during the memory access operation.Type: ApplicationFiled: August 1, 2013Publication date: February 5, 2015Applicant: Micron Technology, Inc.Inventors: Tae Kim, Howard Kirsch, Charles Ingalls, K. Shawn Smith, Jonathan Doebler
-
Patent number: 8149619Abstract: A memory array is provided that includes a transistor having two active gates sharing a source, a drain, and a channel of the transistor. One of the active gates may be coupled to a volatile memory portion of a memory cell, such as a DRAM cell, and the other active gate may be coupled to a non-volatile memory portion, for example, a charge storage node such as a SONOS cell. Methods of operating the memory array are provided that include transferring data from the volatile memory portions to the non-volatile memory portions, transferring data from the non-volatile memory portions to the volatile memory portions, and erasing the non-volatile memory portions of a row of memory cells.Type: GrantFiled: February 11, 2011Date of Patent: April 3, 2012Assignee: Micron Technology, Inc.Inventors: Howard C. Kirsch, Charles Ingalls, Werner Juengling
-
Publication number: 20110127596Abstract: A memory array is provided that includes a transistor having two active gates sharing a source, a drain, and a channel of the transistor. One of the active gates may be coupled to a volatile memory portion of a memory cell, such as a DRAM cell, and the other active gate may be coupled to a non-volatile memory portion, for example, a charge storage node such as a SONOS cell. Methods of operating the memory array are provided that include transferring data from the volatile memory portions to the non-volatile memory portions, transferring data from the non-volatile memory portions to the volatile memory portions, and erasing the non-volatile memory portions of a row of memory cells.Type: ApplicationFiled: February 11, 2011Publication date: June 2, 2011Applicant: Micron Technology, Inc.Inventors: Howard C. Kirsch, Charles Ingalls, Werner Juengling
-
Patent number: 7898857Abstract: A memory array is provided that includes a transistor having two active gates sharing a source, a drain, and a channel of the transistor. One of the active gates may be coupled to a volatile memory portion of a memory cell, such as a DRAM cell, and the other active gate may be coupled to a non-volatile memory portion, for example, a charge storage node such as a SONOS cell. Methods of operating the memory array are provided that include transferring data from the volatile memory portions to the non-volatile memory portions, transferring data from the non-volatile memory portions to the volatile memory portions, and erasing the non-volatile memory portions of a row of memory cells.Type: GrantFiled: March 20, 2008Date of Patent: March 1, 2011Assignee: Micron Technology, Inc.Inventors: Howard C. Kirsch, Charles Ingalls, Werner Juengling
-
Patent number: 7616504Abstract: A memory device comprising a memory array having a plurality of memory cells, and a plurality of peripheral devices for reading data out of and writing data into the memory array, the peripheral devices include a first write driver connected to a first input/output line, the first input/output line being associated with a digitline connected to certain of the plurality of memory cells, a first read amplifier connected to the first input/output line, a first input/output device responsive to a first column select signal for connecting the first input/output line to the digitline, a second write driver connected to a second input/output line, the second input/output line being associated with the digitline, a second read amplifier connected to the second input/output line, and a second input/output device responsive to a second column select signal for connecting the second input/output line to the digitline.Type: GrantFiled: December 11, 2008Date of Patent: November 10, 2009Assignee: Micron Technology, Inc.Inventors: Huy Vo, Charles Ingalls
-
Publication number: 20090237996Abstract: A memory array is provided that includes a transistor having two active gates sharing a source, a drain, and a channel of the transistor. One of the active gates may be coupled to a volatile memory portion of a memory cell, such as a DRAM cell, and the other active gate may be coupled to a non-volatile memory portion, for example, a charge storage node such as a SONOS cell. Methods of operating the memory array are provided that include transferring data from the volatile memory portions to the non-volatile memory portions, transferring data from the non-volatile memory portions to the volatile memory portions, and erasing the non-volatile memory portions of a row of memory cells.Type: ApplicationFiled: March 20, 2008Publication date: September 24, 2009Applicant: MICRON TECHNOLOGY, INC.Inventors: Howard C. Kirsch, Charles Ingalls, Werner Juengling