Patents by Inventor Chen-Cheng Chou
Chen-Cheng Chou has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8168529Abstract: The formation of a seal ring in a semiconductor integrated circuit (IC) die is described. Through-silicon vias (TSVs) are typically formed in a semiconductor IC die to facilitate the formation of a three dimensional (3D) stacking die structure. The TSVs may be utilized to provide electrical connections between components in different dies of the 3D stacking die structure. A seal ring is formed in the inter-metal dielectric (IMD) layers of an IC die, enclosing an active circuit region. The real ring is formed prior to the formation of the TSVs, preventing moistures or other undesired chemical agents from diffusing into the active circuit region during the subsequent processes of forming TSVs.Type: GrantFiled: November 13, 2009Date of Patent: May 1, 2012Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chuan-Yi Lin, Ching-Chen Hao, Chen Cheng Chou, Sheng-Yuan Lin
-
Publication number: 20100187671Abstract: The formation of a seal ring in a semiconductor integrated circuit (IC) die is described. Through-silicon vias (TSVs) are typically formed in a semiconductor IC die to facilitate the formation of a three dimensional (3D) stacking die structure. The TSVs may be utilized to provide electrical connections between components in different dies of the 3D stacking die structure. A seal ring is formed in the inter-metal dielectric (IMD) layers of an IC die, enclosing an active circuit region. The real ring is formed prior to the formation of the TSVs, preventing moistures or other undesired chemical agents from diffusing into the active circuit region during the subsequent processes of forming TSVs.Type: ApplicationFiled: November 13, 2009Publication date: July 29, 2010Inventors: Chuan-Yi Lin, Ching-Chen Hao, Chen Cheng Chou, Sheng-Yuan Lin
-
Publication number: 20100187670Abstract: A three dimensional (3D) stacked chip structure with chips having on-chip heat spreader and method of forming are described. A 3D stacked chip structure comprises a first die having a first substrate with a dielectric layer formed on a front surface. One or more bonding pads and a heat spreader may be simultaneously formed in the dielectric layer. The first die is bonded with corresponding bond pads on a surface of a second die to form a stacked chip structure. Heat generated in the stacked chip structure may be diffused to the edges of the stacked chip structure through the heat spreader.Type: ApplicationFiled: November 12, 2009Publication date: July 29, 2010Inventors: Chuan-Yi Lin, Ching-Chen Hao, Chen Cheng Chou, Sheng-Yuan Lin
-
Publication number: 20100123214Abstract: A stacked metal-oxide-metal (MOM) capacitor structure and method of forming the same to increase an electrode/capacitor dielectric coupling area to increase a capacitance, the MOM capacitor structure including a plurality of metallization layers in stacked relationship; wherein each metallization layer includes substantially parallel spaced apart conductive electrode line portions having a first intervening capacitor dielectric; and, wherein the conductive electrode line portions are electrically interconnected between metallization layers by conductive damascene line portions formed in a second capacitor dielectric and disposed underlying the conductive electrode line portions.Type: ApplicationFiled: November 19, 2008Publication date: May 20, 2010Inventors: CHAO-CHI CHEN, Ming-Chu King, Chen Cheng Chou
-
Publication number: 20060237320Abstract: A method for forming a metal layer having a predetermined thickness on an underlying material is disclosed. According to the method, the underlying material is electroplated to form the metal layer having a fraction of the predetermined thickness thereon. The step of electroplating is interrupted for a predetermined period of time. The step of electroplating is then resumed to form the metal layer having the predetermined thickness on the underlying material, thereby improving planarity of the metal layer.Type: ApplicationFiled: April 25, 2005Publication date: October 26, 2006Inventors: K.Y. Lin, Chuan-Ping Hou, Keng-Hong Lin, Po-Jen Shih, S.K. Chen, Chao-Lung Chen, Chen Cheng Chou, Chyi Chern, De-Dui Liao
-
Patent number: 6787470Abstract: A sacrificial semiconductor feature for preventing corrosion that can result during chemical-mechanical planarization (CMP) is disclosed. A semiconductor device of the invention is fabricated at least in part by performing CMP. The device includes a desired semiconductor feature and a sacrificial semiconductor feature. The desired semiconductor feature may have an unbalanced geometric pattern that includes a metallic line ending in at least one tip. The at least one tip is susceptible to corrosion resulting from performing CMP. The sacrificial semiconductor feature is preferably located off the metallic line of the desired semiconductor feature. The sacrificial semiconductor feature attracts charge induced during CMP that is otherwise attracted by the at least one tip of the desired semiconductor feature. The presence of the sacrificial semiconductor feature thus substantially prevents corrosion of the desired semiconductor feature, including its tip(s).Type: GrantFiled: May 17, 2002Date of Patent: September 7, 2004Assignee: Taiwan Semiconductor Manufacturing Co., LtdInventors: Chu-Wei Hu, Tsu Shih, Chen Cheng Chou
-
Publication number: 20030216047Abstract: A sacrificial semiconductor feature for preventing corrosion that can result during chemical-mechanical planarization (CMP) is disclosed. A semiconductor device of the invention is fabricated at least in part by performing CMP. The device includes a desired semiconductor feature and a sacrificial semiconductor feature. The desired semiconductor feature may have an unbalanced geometric pattern that includes a metallic line ending in at least one tip. The at least one tip is susceptible to corrosion resulting from performing CMP. The sacrificial semiconductor feature is preferably located off the metallic line of the desired semiconductor feature. The sacrificial semiconductor feature attracts charge induced during CMP that is otherwise attracted by the at least one tip of the desired semiconductor feature. The presence of the sacrificial semiconductor feature thus substantially prevents corrosion of the desired semiconductor feature, including its tip(s).Type: ApplicationFiled: May 17, 2002Publication date: November 20, 2003Applicant: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Chu-Wei Hu, Tsu Shih, Chen Cheng Chou
-
Patent number: 6348389Abstract: The present invention provides a method for forming and etching a resist protect oxide layer, of which provides improved etch selectivity to a shallow trench isolation and an increased pre-metal dip processing window. The process begins by forming a shallow trench isolation on a semiconductor substrate. The semiconductor substrate has a first area and a second area separated by the shallow trench isolation. A gate is formed on the semiconductor substrate in the first area, adjacent to the shallow trench isolation. In a key step, a resist protect oxide layer comprising a thin silicon oxide layer and an overlying thin nitrogen containing layer, is deposited over the semiconductor substrate, the gate, and the shallow trench isolation. The thin nitrogen containing layer can be composed of silicon nitride or silicon oxynitride.Type: GrantFiled: March 11, 1999Date of Patent: February 19, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Chen Cheng Chou, Tzong-Sheng Chang
-
Patent number: 6346449Abstract: A method for fabricating a junction for a field effect transistor which does not cause distortion of the sidewall spacers during subsequent processing thereby reducing junction depletion and source to drain leakage. The process begins by providing a substrate structure having a gate thereon. Sidewall spacers are formed on the sidewalls of the gate. Impurity ions are implanted into the substrate structure adjacent to the gate to form source and drain regions. A resist protect oxide layer is formed over the substrate structure. The resist protect oxide is patterned by forming a mask over the resist protect oxide layer having an opening over the gate and the source and drain regions. The resist protect oxide layer is selectively etched; thereby removing the resist protect oxide over the source and drain regions without distorting the sidewall spacers. A silicide region is formed on the source and drain regions using a salicide process comprising a pre-amorphous implant and one or more rapid thermal anneal steps.Type: GrantFiled: May 17, 1999Date of Patent: February 12, 2002Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tzong-Sheng Chang, Shih-Chang Huang, Bor-Zen Tien, Chen Cheng Chou
-
Patent number: 6284611Abstract: This invention provides a method for forming a self-aligned silicide with low sheet resistance in the N+ source and drain regions and the N+ polysilicon regions in a semiconductor device using a titanium nitride barrier layer to prevent nitridation of an underlying titanium layer during rapid thermal anneal. The process begins by providing a substrate structure having a gate thereon. A titanium layer is deposited over the substrate structure and the gate. Mixing ions are implanted through the titanium layer into source and drain regions adjacent to the gate. A titanium nitride barrier layer is deposited on the titanium layer. The substrate structure is rapid thermal annealed causing the titanium layer to react with the underlying silicon to form silicide. The substrate structure is selectively etched to remove the titanium nitride barrier layer and unreacted titanium. A second rapid thermal anneal is performed.Type: GrantFiled: December 20, 1999Date of Patent: September 4, 2001Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Bor-Zen Tien, Tzong-Sheng Chang, Chen-Cheng Chou, Wen-Jye Yue
-
Patent number: 6004841Abstract: A process has been developed in which a capacitor structure can be simultaneously fabricated with NFET and PFET devices, to be used in EEPROM, SRAM or DRAM cells. The process features the use of a silicon nitride layer, protecting an underlying capacitor dielectric layer from an oxidation ambient, presented during a subsequent NFET source and drain drive-in procedure.Type: GrantFiled: February 12, 1998Date of Patent: December 21, 1999Assignee: Taiwan Semiconductor Manufacturing CompanyInventors: Tzong-Sheng Chang, Chen-Cheng Chou
-
Patent number: 5817562Abstract: A method was achieved for making FET stacked gate electrode structures with improved sidewall profiles. These more vertical sidewalls improve the control tolerance of the gate electrode length (L.sub.eff) and improve the shape of the sidewall spacers for making more reliable metal contacts to the self-aligned source/drain contact areas. The method uses a stacked gate electrode layer having a TEOS oxide and a hard mask of silicon nitride on the gate electrode polysilicon layer. During patterning of the stacked gate electrode structure using a photoresist mask, the hard mask minimizes the buildup of a polymer on the TEOS oxide sidewall. This polymer would otherwise act as a masking material resulting in an abrupt step at the TEOS oxide/polysilicon interface when the polysilicon etch is completed. This results in improved gate electrode line length tolerance and much improved sidewall spacers that minimize electrical shorts between the metal source/drain contacts and the polysilicon gate electrodes.Type: GrantFiled: January 24, 1997Date of Patent: October 6, 1998Assignee: Taiwan Semiconductor Manufacturing Company, LtdInventors: Tzong-Sheng Chang, Chen-Cheng Chou, Jenn Tsao
-
Patent number: 5792681Abstract: A process has been developed in which a capacitor structure can be simultaneously fabricated with NFET and PFET to be used in EEPROM, SRAM or DRAM cells. The process features the use of a silicon nitride layer, protecting an underlying capacitor dielectric layer from an oxidation ambient, presented during a subsequent NFET source and drain drive-in procedure.Type: GrantFiled: January 15, 1997Date of Patent: August 11, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Tzong-Sheng Chang, Chen-Cheng Chou
-
Patent number: 5766992Abstract: A semiconductor fabrication process, allowing integration of MOSFET devices, and capacitor structures, on a single semiconductor chip, has been developed. The process integration features the use of a MOSFET device, fabricated using a self-aligned contact structure, allowing a reduction in the source and drain area needed for contact. Silicon nitride spacers, used on the sides of the polysilicon gate electrode, protect the polysilicon gate structure, during the opening of a self-aligned contact hole.Type: GrantFiled: April 11, 1997Date of Patent: June 16, 1998Assignee: Taiwan Semiconductor Manufacturing Company Ltd.Inventors: Chen Cheng Chou, Jenn Tsao
-
Patent number: 5731236Abstract: A semiconductor fabrication process, allowing integration of MOSFET devices, and capacitor structures, on a single semiconductor chip, has been developed. The process integration features the use of a MOSFET device, fabricated using a self-aligned contact structure, allowing a reduction in the source and drain area needed for contact. Silicon nitride spacers, used on the sides of the polysilicon gate electrode, protect the polysilicon gate structure, during the opening of a self-aligned contact hole. A self-aligned contact opening, to a source and drain region of a MOSFET device, as well as a capacitor contact opening, to a capacitor structure, are formed using wet-dry etching combinations. These etching combinations result in openings exhibiting sloped profiles, allowing for the attainment of reliable metal coverage, even with the use of sputtered metal depositions.Type: GrantFiled: May 5, 1997Date of Patent: March 24, 1998Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen Cheng Chou, Jenn Tsao