Patents by Inventor Cheng-Guo Jin
Cheng-Guo Jin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8652953Abstract: In a plasma doping device according to the invention, a vacuum chamber is evacuated with a turbo-molecular pump as an exhaust device via a exhaust port while a predetermined gas is being introduced from a gas supply device in order to maintain the inside of the vacuum chamber to a predetermined pressure with a pressure regulating valve. A high-frequency power of 13.56 MHz is supplied by a high-frequency power source to a coil provided in the vicinity of a dielectric window opposed to a sample electrode to generate inductive-coupling plasma in the vacuum chamber. A high-frequency power source for supplying a high-frequency power to the sample electrode is provided. Uniformity of processing is enhanced by driving a gate shutter and covering a through gate.Type: GrantFiled: July 27, 2012Date of Patent: February 18, 2014Assignee: Panasonic CorporationInventors: Tomohiro Okumura, Yuichiro Sasaki, Katsumi Okashita, Bunji Mizuno, Hiroyuki Ito, Ichiro Nakayama, Cheng-Guo Jin
-
Publication number: 20130323916Abstract: A plasma doping apparatus which introduces a predetermined mass flow of gas from a gas supply device into a vacuum chamber while discharging the gas through an exhaust port by a turbo-molecular pump, which is an exhaust device in order to maintain the vacuum chamber under a predetermined pressure by a pressure adjusting valve. A high-frequency power source supplies high-frequency power of 13.56 MHz to a coil disposed in the vicinity of a dielectric window opposite a sample electrode in order to generate an inductively coupled plasma in the vacuum chamber. A sum of an area of an opening of a gas flow-off port opposed to a center portion of the sample electrode is configured to be smaller than that of an area of an opening of the gas flow-off port opposed to a peripheral portion of the sample electrode in order to improve the uniformity.Type: ApplicationFiled: November 20, 2012Publication date: December 5, 2013Applicant: PANASONIC CORPORATIONInventors: Tomohiro OKUMURA, Yuichiro SASAKI, Katsumi OKASHITA, Bunji MIZUNO, Hiroyuki ITO, Ichiro NAKAYAMA, Cheng-Guo JIN
-
Publication number: 20120285818Abstract: In a plasma doping device according to the invention, a vacuum chamber is evacuated with a turbo-molecular pump as an exhaust device via a exhaust port while a predetermined gas is being introduced from a gas supply device in order to maintain the inside of the vacuum chamber to a predetermined pressure with a pressure regulating valve. A high-frequency power of 13.56 MHz is supplied by a high-frequency power source to a coil provided in the vicinity of a dielectric window opposed to a sample electrode to generate inductive-coupling plasma in the vacuum chamber. A high-frequency power source for supplying a high-frequency power to the sample electrode is provided. Uniformity of processing is enhanced by driving a gate shutter and covering a through gate.Type: ApplicationFiled: July 27, 2012Publication date: November 15, 2012Applicant: Panasonic CorporationInventors: Tomohiro OKUMURA, Yuichiro Sasaki, Katsumi Okashita, Bunji Mizuno, Hiroyuki Ito, Ichiro Nakayama, Cheng-Guo Jin
-
Patent number: 8257501Abstract: In a plasma doping device according to the invention, a vacuum chamber (1) is evacuated with a turbo-molecular pump (3) as an exhaust device via a exhaust port 11 while a predetermined gas is being introduced from a gas supply device (2) in order to maintain the inside of the vacuum chamber (1) to a predetermined pressure with a pressure regulating valve (4). A high-frequency power of 13.56 MHz is supplied by a high-frequency power source (5) to a coil (8) provided in the vicinity of a dielectric window (7) opposed to a sample electrode (6) to generate inductive-coupling plasma in the vacuum chamber (1). A high-frequency power source (10) for supplying a high-frequency power to the sample electrode (6) is provided. Uniformity of processing is enhanced by driving a gate shutter (18) and covering a through gate (16).Type: GrantFiled: March 29, 2006Date of Patent: September 4, 2012Assignee: Panasonic CorporationInventors: Tomohiro Okumura, Yuichiro Sasaki, Katsumi Okashita, Bunji Mizuno, Hiroyuki Ito, Ichiro Nakayama, Cheng-Guo Jin
-
Publication number: 20120186519Abstract: A plasma doping method and apparatus in which a prescribed gas is introduced into a vacuum container while being exhausted by a turbomolecular pump as an exhaust apparatus. The pressure in the vacuum container is kept at a prescribed value by a pressure regulating valve. High-frequency electric power of 13.56 MHz is supplied to a coil disposed close to a dielectric window which is opposed to a sample electrode, whereby induction-coupled plasma is generated in the vacuum container. Every time a prescribed number of samples have been processed, a dummy sample is subjected to plasma doping and then to heating. The conditions for processing of a sample are controlled so that the measurement value of the surface sheet resistance becomes equal to a prescribed value, whereby the controllability of the impurity concentration can be increased.Type: ApplicationFiled: January 25, 2012Publication date: July 26, 2012Applicant: Panasonic CorporationInventors: Tomohiro Okumura, Yuichiro Sasaki, Katsumi Okashita, Hiroyuki Ito, Bunji Mizuno, Cheng-Guo Jin, Ichiro Nakayama
-
Patent number: 8222128Abstract: A method for introducing impurities includes a step for forming an amorphous layer at a surface of a semiconductor substrate, and a step for forming a shallow impurity-introducing layer at the semiconductor substrate which has been made amorphous, and an apparatus used therefore. Particularly, the step for forming the amorphous layer is a step for irradiating plasma to the surface of the semiconductor substrate, and the step for forming the shallow impurity-introducing layer is a step for introducing impurities into the surface which has been made amorphous.Type: GrantFiled: March 5, 2010Date of Patent: July 17, 2012Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Bunji Mizuno, Cheng-Guo Jin
-
Patent number: 8138582Abstract: An impurity doping system is disclosed, which includes an impurity doping device for doping an impurity into a surface of a solid state base body, a measuring device for measuring an optical characteristic of an area into which the impurity is doped, and an annealing device for annealing the area into which the impurity is doped. The impurity doping system realizes an impurity doping not to bring about a rise of a substrate temperature, and measures optically physical properties of a lattice defect generated by the impurity doping step to control such that subsequent steps are optimized.Type: GrantFiled: February 23, 2010Date of Patent: March 20, 2012Assignee: Panasonic CorporationInventors: Cheng-Guo Jin, Yuichiro Sasaki, Bunji Mizuno
-
Patent number: 8129202Abstract: It is intended to provide a plasma doping method and apparatus which are superior in the controllability of the concentration of an impurity that is introduced into a surface layer of a sample. A prescribed gas is introduced into a vacuum container 1 from a gas supply apparatus 2 while being exhausted by a turbomolecular pump 3 as an exhaust apparatus. The pressure in the vacuum container 1 is kept at a prescribed value by a pressure regulating valve 4. High-frequency electric power of 13.56 MHz is supplied from a high-frequency power source 5 to a coil 8 disposed close to a dielectric window 7 which is opposed to a sample electrode 6, whereby induction-coupled plasma is generated in the vacuum container 1. A high-frequency power source 10 for supplying high-frequency electric power to the sample electrode 6 is provided. Every time a prescribed number of samples have been processed, a dummy sample is subjected to plasma doping and then to heating.Type: GrantFiled: December 28, 2009Date of Patent: March 6, 2012Assignee: Panasonic CorporationInventors: Tomohiro Okumura, Yuichiro Sasaki, Katsumi Okashita, Hiroyuki Ito, Bunji Mizuno, Cheng-Guo Jin, Ichiro Nakayama
-
Publication number: 20110237056Abstract: An object of this invention is to provide a method for making a junction which is simple in the process, high in the throughput, and can make a shallow junction with high accuracy. After the suitable state of a substrate surface adapted to the wavelength of an electromagnetic wave to be applied has been formed, the electromagnetic wave is applied to electrically activate impurities so that the excited energy is effectively absorbed within the impurity thin film, thereby effectively making a shallow junction.Type: ApplicationFiled: June 7, 2011Publication date: September 29, 2011Applicant: Panasonic CorporationInventors: Yuichiro SASAKI, Cheng-Guo JIN, Bunji MIZUNO
-
Patent number: 7981779Abstract: An object of this invention is to provide a method for making a junction which is simple in the process, high in the throughput, and can make a shallow junction with high accuracy. After the suitable state of a substrate surface adapted to the wavelength of an electromagnetic wave to be applied has been formed, the electromagnetic wave is applied to electrically activate impurities so that the excited energy is effectively absorbed within the impurity thin film, thereby effectively making a shallow junction.Type: GrantFiled: October 8, 2004Date of Patent: July 19, 2011Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Cheng-Guo Jin, Bunji Mizuno
-
Patent number: 7932185Abstract: A laser annealing process capable of suppressing a variation in sheet resistance. A surface layer formed shallower than 100 nm in a substrate of semiconductor material is added with impurities. The substrate is irradiated with a laser beam or its harmonic beam emitted from a laser diode pumped to solid-state laser to activate the impurities.Type: GrantFiled: December 2, 2005Date of Patent: April 26, 2011Assignees: Sumitomo Heavy Industries, Ltd., Panasonic CorporationInventors: Toshio Kudo, Bunji Mizuno, Yuichiro Sasaki, Cheng-Guo Jin
-
Patent number: 7858479Abstract: An object is to provide a semiconductor device in which uniform properties are intended and high yields are provided. Process steps are provided in which variations are adjusted in doping and annealing process steps that are subsequent process steps so as to cancel in-plane variations in a substrate caused by dry etching to finally as well provide excellent in-plane consistency in a substrate.Type: GrantFiled: May 12, 2005Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventors: Bunji Mizuno, Yuichiro Sasaki, Ichiro Nakayama, Hiroyuki Ito, Tomohiro Okumura, Cheng-Guo Jin, Katsumi Okashita, Hisataka Kanada
-
Patent number: 7858155Abstract: It is intended to provide a plasma processing method and apparatus capable of increasing the uniformity of amorphyzation processing. A prescribed gas is introduced into a vacuum container 1 from a gas supply apparatus 2 through a gas inlet 11 while being exhausted by a turbomolecular pump 3 as an exhaust apparatus through an exhaust hole 12. The pressure in the vacuum container 1 is kept at a prescribed value by a pressure regulating valve 4. High-frequency electric power of 13.56 MHz is supplied from a high-frequency power source 5 to a coil 8 disposed close to a dielectric window 7 which is opposed to a sample electrode 6, whereby induction-coupled plasma is generated in the vacuum container 1. A high-frequency power source 10 for supplying high-frequency electric power to the sample electrode 6 is provided and functions as a voltage source for controlling the potential of the sample electrode 6.Type: GrantFiled: October 27, 2005Date of Patent: December 28, 2010Assignee: Panasonic CorporationInventors: Tomohiro Okumura, Yuichiro Sasaki, Katsumi Okashita, Cheng-Guo Jin, Satoshi Maeshima, Hiroyuki Ito, Ichiro Nakayama, Bunji Mizuno
-
Patent number: 7759254Abstract: A method of forming an impurity-introduced layer is disclosed. The method includes at least a step of forming a resist pattern on a principal face of a solid substrate such as a silicon substrate (S27); a step of introducing impurity into the solid substrate through plasma-doping in ion mode (S23), a step of removing a resist (S28), a step of cleaning metal contamination and particles attached to a surface of the solid substrate (S25a); a step of anneal (S26). The step of removing a resist (S28) irradiates the resist with oxygen-plasma or brings mixed solution of sulfuric acid and hydrogen peroxide water, or mixed solution of NH4OH, H2O2 and H2O into contact with the resist. The step of cleaning (S25a) brings mixed solution of sulfuric acid and hydrogen peroxide water, or mixed solution of NH4OH, H2O2 and H2O into contact with the principal face of the solid substrate.Type: GrantFiled: August 25, 2004Date of Patent: July 20, 2010Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Katsumi Okashita, Bunji Mizuno, Hiroyuki Ito, Cheng-Guo Jin, Hideki Tamura, Ichiro Nakayama, Tomohiro Okumura, Satoshi Maeshima
-
Publication number: 20100167508Abstract: A method for introducing impurities includes a step for forming an amorphous layer at a surface of a semiconductor substrate, and a step for forming a shallow impurity-introducing layer at the semiconductor substrate which has been made amorphous, and an apparatus used therefore. Particularly, the step for forming the amorphous layer is a step for irradiating plasma to the surface of the semiconductor substrate, and the step for forming the shallow impurity-introducing layer is a step for introducing impurities into the surface which has been made amorphous.Type: ApplicationFiled: March 5, 2010Publication date: July 1, 2010Applicant: PANASONIC CORPORATIONInventors: Yuichiro Sasaki, Bunji Mizuno, Cheng-Guo Jin
-
Patent number: 7741199Abstract: A method for introducing impurities includes a step for forming an amorphous layer at a surface of a semiconductor substrate, and a step for forming a shallow impurity-introducing layer at the semiconductor substrate which has been made amorphous, and an apparatus used therefore. Particularly, the step for forming the amorphous layer is a step for irradiating plasma to the surface of the semiconductor substrate, and the step for forming the shallow impurity-introducing layer is a step for introducing impurities into the surface which has been made amorphous.Type: GrantFiled: February 29, 2008Date of Patent: June 22, 2010Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Bunji Mizuno, Cheng-Guo Jin
-
Publication number: 20100148323Abstract: A subject of the present invention is to realize an impurity doping not to bring about a rise of a substrate temperature. Another subject of the present invention is to measure optically physical properties of a lattice defect generated by the impurity doping step to control such that subsequent steps are optimized. An impurity doping method, includes a step of doping an impurity into a surface of a solid state base body, a step of measuring an optical characteristic of an area into which the impurity is doped, a step of selecting annealing conditions based on a measurement result to meet the optical characteristic of the area into which the impurity is doped, and a step of annealing the area into which the impurity is doped, based on the selected annealing conditions.Type: ApplicationFiled: February 23, 2010Publication date: June 17, 2010Applicant: PANASONIC CORPORATIONInventors: Cheng-Guo Jin, Yuichiro Sasaki, Bunji Mizuno
-
Patent number: 7709362Abstract: A method for introducing impurities includes a step for forming an amorphous layer at a surface of a semiconductor substrate, and a step for forming a shallow impurity-introducing layer at the semiconductor substrate which has been made amorphous, and an apparatus used therefore. Particularly, the step for forming the amorphous layer is a step for irradiating plasma to the surface of the semiconductor substrate, and the step for forming the shallow impurity-introducing layer is a step for introducing impurities into the surface which has been made amorphous.Type: GrantFiled: June 15, 2005Date of Patent: May 4, 2010Assignee: Panasonic CorporationInventors: Yuichiro Sasaki, Bunji Mizuno, Cheng-Guo Jin
-
Publication number: 20100098837Abstract: It is intended to provide a plasma doping method and apparatus which are superior in the controllability of the concentration of an impurity that is introduced into a surface layer of a sample. A prescribed gas is introduced into a vacuum container 1 from a gas supply apparatus 2 while being exhausted by a turbomolecular pump 3 as an exhaust apparatus. The pressure in the vacuum container 1 is kept at a prescribed value by a pressure regulating valve 4. High-frequency electric power of 13.56 MHz is supplied from a high-frequency power source 5 to a coil 8 disposed close to a dielectric window 7 which is opposed to a sample electrode 6, whereby induction-coupled plasma is generated in the vacuum container 1. A high-frequency power source 10 for supplying high-frequency electric power to the sample electrode 6 is provided. Every time a prescribed number of samples have been processed, a dummy sample is subjected to plasma doping and then to heating.Type: ApplicationFiled: December 28, 2009Publication date: April 22, 2010Applicant: Panasonic CorporationInventors: Tomohiro OKUMURA, Yuichiro Sasaki, Katsumi Okashita, Hiroyuki Ito, Bunji Mizuno, Cheng-Guo Jin, Ichiro Nakayama
-
Patent number: 7700382Abstract: A subject of the present invention is to realize an impurity doping not to bring about a rise of a substrate temperature. Another subject of the present invention is to measure optically physical properties of a lattice defect generated by the impurity doping step to control such that subsequent steps are optimized. An impurity doping method, includes a step of doping an impurity into a surface of a solid state base body, a step of measuring an optical characteristic of an area into which the impurity is doped, a step of selecting annealing conditions based on a measurement result to meet the optical characteristic of the area into which the impurity is doped, and a step of annealing the area into which the impurity is doped, based on the selected annealing conditions.Type: GrantFiled: September 22, 2004Date of Patent: April 20, 2010Assignee: Panasonic CorporationInventors: Cheng-Guo Jin, Yuichiro Sasaki, Bunji Mizuno