Patents by Inventor Chenxiao Ren
Chenxiao Ren has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11929663Abstract: In an embodiment, an apparatus is disclosed that includes a power management integrated circuit (PMIC). The PMIC includes a voltage regulator supplied by a first power source and configured to generate a first output and a charge pump supplied by a second power source and configured to generate a second output. A bias voltage output of the power management integrated circuit is generated based at least in part on the first output and the second output. The charge pump is configured to adjust the second output based at least in part on a comparison between the bias voltage output and a reference voltage.Type: GrantFiled: November 16, 2021Date of Patent: March 12, 2024Assignee: Renesas Electronics America Inc.Inventors: Juan Qiao, Chenxiao Ren, Yue Wang
-
Patent number: 11815978Abstract: An apparatus includes a plurality of registers and a host interface comprising a plurality of pins. One of the plurality of registers may be a power state entry register configured to control entry to a low power state. One of the plurality of pins may be an enable pin. The apparatus may be configured to enter the low power state in response to setting the power state entry register to a first value and providing the enable pin a signal with a first level. The apparatus may be configured to exit the low power state in response to providing the enable pin the signal with a second level. The apparatus may enter an idle state after exiting the low power state. The low power state may consume less power than the idle state. The enable pin is implemented as an input configured to control a status of a plurality of regulators.Type: GrantFiled: December 31, 2021Date of Patent: November 14, 2023Assignee: Renesas Electronics America Inc.Inventors: Shwetal Arvind Patel, Chenxiao Ren
-
Publication number: 20230012015Abstract: In an embodiment, an apparatus is disclosed that includes a power management integrated circuit (PMIC). The PMIC includes a voltage regulator supplied by a first power source and configured to generate a first output and a charge pump supplied by a second power source and configured to generate a second output. A bias voltage output of the power management integrated circuit is generated based at least in part on the first output and the second output. The charge pump is configured to adjust the second output based at least in part on a comparison between the bias voltage output and a reference voltage.Type: ApplicationFiled: November 16, 2021Publication date: January 12, 2023Applicant: Renesas Electronics America Inc.Inventors: Juan Qiao, Chenxiao Ren, Yue Wang
-
Publication number: 20220197366Abstract: An apparatus includes a plurality of registers and a host interface comprising a plurality of pins. One of the plurality of registers may be a power state entry register configured to control entry to a low power state. One of the plurality of pins may be an enable pin. The apparatus may be configured to enter the low power state in response to setting the power state entry register to a first value and providing the enable pin a signal with a first level. The apparatus may be configured to exit the low power state in response to providing the enable pin the signal with a second level. The apparatus may enter an idle state after exiting the low power state. The low power state may consume less power than the idle state. The enable pin is implemented as an input configured to control a status of a plurality of regulators.Type: ApplicationFiled: December 31, 2021Publication date: June 23, 2022Applicant: Renesas Electronics America Inc.Inventors: Shwetal Arvind Patel, Chenxiao Ren
-
Patent number: 11249539Abstract: An apparatus includes a plurality of registers and a host interface comprising a plurality of pins. One of the plurality of registers may be a power state entry register configured to control entry to a low power state. One of the plurality of pins may be an enable pin. The apparatus may be configured to enter the low power state in response to setting the power state entry register to a first value and providing the enable pin a signal with a first level. The apparatus may be configured to exit the low power state in response to providing the enable pin the signal with a second level. The apparatus may enter an idle state after exiting the low power state. The low power state may consume less power than the idle state. The enable pin is implemented as an input configured to control a status of a plurality of regulators.Type: GrantFiled: December 23, 2019Date of Patent: February 15, 2022Assignee: Integrated Device Technology, Inc.Inventors: Shwetal Arvind Patel, Chenxiao Ren
-
Publication number: 20200409446Abstract: An apparatus includes a plurality of registers and a host interface comprising a plurality of pins. One of the plurality of registers may be a power state entry register configured to control entry to a low power state. One of the plurality of pins may be an enable pin. The apparatus may be configured to enter the low power state in response to setting the power state entry register to a first value and providing the enable pin a signal with a first level. The apparatus may be configured to exit the low power state in response to providing the enable pin the signal with a second level. The apparatus may enter an idle state after exiting the low power state. The low power state may consume less power than the idle state. The enable pin is implemented as an input configured to control a status of a plurality of regulators.Type: ApplicationFiled: December 23, 2019Publication date: December 31, 2020Inventors: Shwetal Arvind Patel, Chenxiao Ren
-
Patent number: 10776293Abstract: An apparatus including a host interface and a registered clock driver interface. The host interface may be configured to receive an enable command from a host. The registered clock driver interface may be configured to perform power management for a dual in-line memory module, generate data for the dual in-line memory module, communicate the data, receive a clock signal and communicate an interrupt signal. The registered clock driver interface may be disabled at power on. The registered clock driver interface may be enabled by in response to the enable command. The apparatus may be implemented as a component on the dual in-line memory module.Type: GrantFiled: May 1, 2018Date of Patent: September 15, 2020Assignee: Integrated Device Technology, Inc.Inventors: Shwetal Arvind Patel, Andy Zhang, Wen Jie Meng, Chenxiao Ren, Alejandro F. Gonzalez
-
Patent number: 10769082Abstract: An apparatus including a host interface and a power management interface. The host interface may be configured to receive control words from a host. The power management interface may be configured to (i) enable the host to read/write data from/to a power management circuit of a dual in-line memory module, (ii) communicate the data, (iii) generate a clock signal and (iv) communicate an interrupt signal. The power management interface is disabled at power on. The apparatus is configured to (i) decode the control words, (ii) enable the power management interface when the control words provide an enable command and (iii) perform a response to the interrupt signal. The clock signal may operate independently from a host clock.Type: GrantFiled: May 1, 2018Date of Patent: September 8, 2020Assignee: Integrated Device Technology, Inc.Inventors: Shwetal Arvind Patel, Andy Zhang, Wen Jie Meng, Chenxiao Ren, Alejandro F. Gonzalez
-
Publication number: 20190340141Abstract: An apparatus including a host interface and a registered clock driver interface. The host interface may be configured to receive an enable command from a host. The registered clock driver interface may be configured to perform power management for a dual in-line memory module, generate data for the dual in-line memory module, communicate the data, receive a clock signal and communicate an interrupt signal. The registered clock driver interface may be disabled at power on. The registered clock driver interface may be enabled by in response to the enable command. The apparatus may be implemented as a component on the dual in-line memory module.Type: ApplicationFiled: May 1, 2018Publication date: November 7, 2019Inventors: Shwetal Arvind Patel, Andy Zhang, Wen Jie Meng, Chenxiao Ren, Alejandro F. Gonzalez
-
Publication number: 20190340142Abstract: An apparatus including a host interface and a power management interface. The host interface may be configured to receive control words from a host. The power management interface may be configured to (i) enable the host to read/write data from/to a power management circuit of a dual in-line memory module, (ii) communicate the data, (iii) generate a clock signal and (iv) communicate an interrupt signal. The power management interface is disabled at power on. The apparatus is configured to (i) decode the control words, (ii) enable the power management interface when the control words provide an enable command and (iii) perform a response to the interrupt signal. The clock signal may operate independently from a host clock.Type: ApplicationFiled: May 1, 2018Publication date: November 7, 2019Inventors: Shwetal Arvind Patel, Andy Zhang, Wen Jie Meng, Chenxiao Ren, Alejandro F. Gonzalez
-
Patent number: 10425093Abstract: An apparatus including a first circuit and a second circuit. The first circuit may generate an output signal with a regulated voltage and maintain a constant switch frequency having a first on time and a first off time. The second circuit may generate a shifted signal based on a phase delay with respect to the output signal and maintain a shifted frequency having a second on time and a second off time. The second on time may follow the first on time by the phase delay. The second on time may be based on the first on time and transient conditions of a load. The apparatus may implement an automatic phase shift adjustment. A current sensing comparison may implement a cycle-by-cycle comparison between the output signal and the shifted signal to determine the second on time and perform a tuning operation to achieve inductor current balancing.Type: GrantFiled: December 11, 2018Date of Patent: September 24, 2019Assignee: INTEGRATED DEVICE TECHNOLOGY, INC.Inventor: Chenxiao Ren
-
Publication number: 20190268011Abstract: An apparatus including a first circuit and a second circuit. The first circuit may generate an output signal with a regulated voltage and maintain a constant switch frequency having a first on time and a first off time. The second circuit may generate a shifted signal based on a phase delay with respect to the output signal and maintain a shifted frequency having a second on time and a second off time. The second on time may follow the first on time by the phase delay. The second on time may be based on the first on time and transient conditions of a load. The apparatus may implement an automatic phase shift adjustment. A current sensing comparison may implement a cycle-by-cycle comparison between the output signal and the shifted signal to determine the second on time and perform a tuning operation to achieve inductor current balancing.Type: ApplicationFiled: December 11, 2018Publication date: August 29, 2019Inventor: Chenxiao Ren
-
Patent number: 10241538Abstract: An apparatus comprising an input interface, an output interface and an adjustment circuit. The input interface may comprise a plurality of input stages each configured to receive a data signal and a clock signal and present an intermediate signal. The output interface may comprise a plurality of output stages each configured to receive the intermediate signal, receive an adjusted clock signal and present an output signal. The adjustment circuit may comprise a plurality of adjustment components each configured to (i) receive the clock signal and (ii) present the adjusted clock signal. The clock signal may be presented through a clock tree. The adjustment circuit may be located near the output interface. The adjustment circuit may be configured to resynchronize the clock signal for each bit transmitted to reduce a mismatch between a bit to bit delay and a delay caused by the clock tree.Type: GrantFiled: February 22, 2017Date of Patent: March 26, 2019Assignee: INTEGRATED DEVICE TECHNOLOGY, INC.Inventors: David Chang, Xudong Shi, Shubing Zhai, Chenxiao Ren
-
Patent number: 10200050Abstract: An apparatus including a first circuit and a second circuit. The first circuit may generate an output signal with a regulated voltage and maintain a constant switch frequency having a first on time and a first off time. The second circuit may generate a shifted signal based on a phase delay with respect to the output signal and maintain a shifted frequency having a second on time and a second off time. The second on time may follow the first on time by the phase delay. The second on time may be based on the first on time and transient conditions of a load. The apparatus may implement an automatic phase shift adjustment. A current sensing comparison may implement a cycle-by-cycle comparison between the output signal and the shifted signal to determine the second on time and perform a tuning operation to achieve inductor current balancing.Type: GrantFiled: February 24, 2018Date of Patent: February 5, 2019Assignee: INTEGRATED DEVICE TECHNOLOGY, INC.Inventor: Chenxiao Ren
-
Publication number: 20180275714Abstract: An apparatus comprising an input interface an output interface and a coupling interface. The input interface may comprise a plurality of input stages each configured to (i) receive a data signal and a coupled clock signal and (ii) present an intermediate signal. The output interface may comprise a plurality of output stages each configured to (i) receive the intermediate signal from one of the input stages, (ii) receive the coupled clock signal and (iii) present an output signal. The coupling interface may be configured to (i) receive the clock signal and (ii) present the coupled clock signal to each of (a) the input stages and (b) the output stages. The coupling interface may generate a plurality of inductive couples and (b) the inductive couples may enable a synchronization of the coupled clock signal with the clock signal for each of the input stages and the output stages.Type: ApplicationFiled: March 24, 2017Publication date: September 27, 2018Inventors: David Chang, Xudong Shi, Shubing Zhai, Chenxiao Ren
-
Publication number: 20180239391Abstract: An apparatus comprising an input interface, an output interface and an adjustment circuit. The input interface may comprise a plurality of input stages each configured to receive a data signal and a clock signal and present an intermediate signal. The output interface may comprise a plurality of output stages each configured to receive the intermediate signal, receive an adjusted clock signal and present an output signal. The adjustment circuit may comprise a plurality of adjustment components each configured to (i) receive the clock signal and (ii) present the adjusted clock signal. The clock signal may be presented through a clock tree. The adjustment circuit may be located near the output interface. The adjustment circuit may be configured to resynchronize the clock signal for each bit transmitted to reduce a mismatch between a bit to bit delay and a delay caused by the clock tree.Type: ApplicationFiled: February 22, 2017Publication date: August 23, 2018Inventors: David Chang, Xudong Shi, Shubing Zhai, Chenxiao Ren
-
Patent number: 9525303Abstract: A charging system for a mobile device includes a transmitter and a receiver. The transmitter includes (a) a first interface to a power source; (b) a second interface to the receiver; (c) a polarity detection circuit for detecting polarities of the; and (d) first and second switches controlled by the polarity detection circuit, wherein each switch selectively connects a terminal of the first interface to a terminal of the second interface. The receiver includes: (a) a first interface; (b) a second interface coupled to a device to be charged; and (c) a connection circuit between a terminal of the first interface and a terminal of the second interface, wherein the connection circuit is conductive when the voltage across these terminals is of a first polarity, and a second polarity otherwise.Type: GrantFiled: January 19, 2016Date of Patent: December 20, 2016Assignee: SILICON SPREAD CORPORATIONInventors: Tao Jing, Chenxiao Ren, Yongmin Ge
-
Publication number: 20160134156Abstract: A charging system for a mobile device includes a transmitter and a receiver. The transmitter includes (a) a first interface to a power source; (b) a second interface to the receiver; (c) a polarity detection circuit for detecting polarities of the; and (d) first and second switches controlled by the polarity detection circuit, wherein each switch selectively connects a terminal of the first interface to a terminal of the second interface. The receiver includes: (a) a first interface; (b) a second interface coupled to a device to be charged; and (c) a connection circuit between a terminal of the first interface and a terminal of the second interface, wherein the connection circuit is conductive when the voltage across these terminals is of a first polarity, and a second polarity otherwise.Type: ApplicationFiled: January 19, 2016Publication date: May 12, 2016Inventors: Tao Jing, Chenxiao Ren, Yongmin Ge
-
Patent number: 9276625Abstract: A charging system for a mobile device includes a transmitter and a receiver. The transmitter includes (a) a first interface to a power source; (b) a second interface to the receiver; (c) a polarity detection circuit for detecting polarities of the; and (d) first and second switches controlled by the polarity detection circuit, wherein each switch selectively connects a terminal of the first interface to a terminal of the second interface. The receiver includes: (a) a first interface; (b) a second interface coupled to a device to be charged; and (c) a connection circuit between a terminal of the first interface and a terminal of the second interface, wherein the connection circuit is conductive when the voltage across these terminals is of a first polarity, and a second polarity otherwise.Type: GrantFiled: January 4, 2013Date of Patent: March 1, 2016Assignee: Silicon Spread CorporationInventors: Tao Jing, Chenxiao Ren, Yongmin Ge
-
Publication number: 20140194160Abstract: A charging system for a mobile device includes a transmitter and a receiver. The transmitter includes (a) a first interface to a power source; (b) a second interface to the receiver; (c) a polarity detection circuit for detecting polarities of the; and (d) first and second switches controlled by the polarity detection circuit, wherein each switch selectively connects a terminal of the first interface to a terminal of the second interface. The receiver includes: (a) a first interface; (b) a second interface coupled to a device to be charged; and (c) a connection circuit between a terminal of the first interface and a terminal of the second interface, wherein the connection circuit is conductive when the voltage across these terminals is of a first polarity, and a second polarity otherwise.Type: ApplicationFiled: January 4, 2013Publication date: July 10, 2014Applicant: SILICON SPREAD CORPORATIONInventors: Tao JING, Chenxiao REN, Yongmin GE