Patents by Inventor Cheol-Ju Yun
Cheol-Ju Yun has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20080014695Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: ApplicationFiled: June 27, 2007Publication date: January 17, 2008Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Patent number: 7307305Abstract: Bit lines having first conductive patterns and bit line mask patterns are formed on a first insulating layer between capacitor contact regions of a substrate. An oxide second insulating layer is formed on the bit lines and contact patterns are formed to open storage node contact hole regions corresponding to portions of the second insulating layer. First spacers are formed on sidewalls of the etched portions. The second and first insulating layers are etched to form storage node contact holes exposing the capacitor contact regions. Simultaneously, second spacers of the second insulating layer are formed beneath the first spacers. A second conductive layer fills the storage node contact holes to form storage node contact pads. A loss of the bit line mask pattern decreases due to the reduced thickness of the bit line mask pattern and a bit line loading capacitance decreases due to the second spacers.Type: GrantFiled: June 1, 2005Date of Patent: December 11, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Jae-Goo Lee, Cheol-Ju Yun
-
Publication number: 20070278548Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: ApplicationFiled: June 27, 2007Publication date: December 6, 2007Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Publication number: 20070264769Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: ApplicationFiled: June 27, 2007Publication date: November 15, 2007Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Publication number: 20070218682Abstract: Bit lines having first conductive patterns and bit line mask patterns are formed on a first insulating layer between capacitor contact regions of a substrate. An oxide second insulating layer is formed on the bit lines and contact patterns are formed to open storage node contact hole regions corresponding to portions of the second insulating layer. First spacers are formed on sidewalls of the etched portions. The second and first insulating layers are etched to form storage node contact holes exposing the capacitor contact regions. Simultaneously, second spacers of the second insulating layer are formed beneath the first spacers. A second conductive layer fills the storage node contact holes to form storage node contact pads. A loss of the bit line mask pattern decreases due to the reduced thickness of the bit line mask pattern and a bit line loading capacitance decreases due to the second spacers.Type: ApplicationFiled: May 21, 2007Publication date: September 20, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Jae-Goo LEE, Cheol-Ju YUN
-
Patent number: 7247541Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: GrantFiled: June 30, 2005Date of Patent: July 24, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Publication number: 20070111437Abstract: A semiconductor device including storage nodes and a method of manufacturing the same: The method includes forming an insulating layer and an etch stop layer on a semiconductor substrate; forming storage node contact bodies to be electrically connected to the semiconductor substrate by penetrating the insulating layer and the etch stop layer; forming landing pads on the etch stop layer to be electrically connected to the storage node contact bodies, respectively; and forming storage nodes on the landing pads, respectively, the storage nodes of which outward sidewalls are completely exposed and which are arranged at an angle to each other.Type: ApplicationFiled: January 9, 2007Publication date: May 17, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Chang-Hyun CHO, Tae-Young CHUNG, Cheol-Ju YUN, Jae-Goo LEE, Ju-Yong LEE
-
Patent number: 7205232Abstract: Disclosed is a method of forming a self-aligned contact structure using a sacrificial mask layer. The method includes forming a plurality of parallel interconnection patterns on a semiconductor substrate. Each of the interconnection patterns has an interconnection and a mask pattern, which are sequentially stacked. Interlayer insulating layer patterns are formed to fill gap regions between the interconnection patterns. The mask patterns are partially etched to form recessed mask patterns that define grooves between the interlayer insulating layer patterns. Then, sacrificial mask patterns filling the grooves are formed. A predetermined region of the interlayer insulating layer patterns is etched using the sacrificial mask patterns as etching masks to form a self-aligned contact hole that exposes a predetermined region of the semiconductor substrate. A spacer is formed of a sidewall of the self-aligned contact hole, and a plug surrounded by the spacer is formed in the self-aligned contact hole.Type: GrantFiled: May 13, 2004Date of Patent: April 17, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-Ju Yun, Tae-Young Chung
-
Patent number: 7180118Abstract: A semiconductor device including storage nodes and a method of manufacturing the same: The method includes forming an insulating layer and an etch stop layer on a semiconductor substrate; forming storage node contact bodies to be electrically connected to the semiconductor substrate by penetrating the insulating layer and the etch stop layer; forming landing pads on the etch stop layer to be electrically connected to the storage node contact bodies, respectively; and forming storage nodes on the landing pads, respectively, the storage nodes of which outward sidewalls are completely exposed and which are arranged at an angle to each other.Type: GrantFiled: April 22, 2004Date of Patent: February 20, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Chang-Hyun Cho, Tae-Young Chung, Cheol-Ju Yun, Jae-Goo Lee, Ju-Yong Lee
-
Patent number: 7166507Abstract: According to some embodiments of the invention, bit lines are formed using a multi-layered hard mask and BC nodes are separated by forming line-type BCs in the same direction of gate lines. Thus, a narrowing of shoulders between the bit lines and the BCs can be prevented, and spacers can be formed of a low k-dielectric silicon oxide, thereby lowering parasitic capacitance.Type: GrantFiled: February 5, 2004Date of Patent: January 23, 2007Assignee: Samsung Electronics Co., Ltd.Inventor: Cheol-ju Yun
-
Publication number: 20070015362Abstract: Embodiments of a semiconductor device having storage nodes include an interlayer insulating layer disposed on a semiconductor substrate; a conductive pad disposed in the interlayer insulating layer to contact with a predetermined portion of the substrate, an upper portion of the conductive pad protruding above the interlayer insulating layer; an etch stop layer disposed on the conductive pad and the interlayer insulating layer; and storage nodes penetrating the etch stop layer and disposed on the conductive pad. A penetration path of wet etchant is completely blocked during the wet etch process that removes the mold oxide layer. Therefore, inadvertent etching of the insulating layer due to penetration of wet etchant is prevented, resulting in a stronger, more stable, storage node structure.Type: ApplicationFiled: July 14, 2006Publication date: January 18, 2007Inventors: Cheol-Ju YUN, Kang-Yoon LEE, In-Ho NAM
-
Publication number: 20060205147Abstract: A self-aligned buried contact (BC) pair includes a substrate having diffusion regions; an oxide layer exposing a pair of diffusion regions formed on the substrate; bit lines formed between adjacent diffusion regions and on the oxide layer, each of the bit lines having bit line sidewall spacers formed on sidewalls thereof; a first interlayer dielectric (ILD) layer formed over the bit lines and the oxide layer; a pair of BC pads formed between adjacent bit lines and within the first ILD layer, each BC pad being aligned with one of the pair of exposed diffusion regions in the substrate; and a pair of capacitors, each of the pair of BC pads having one of the pair of capacitors formed thereon, wherein a pair of the bit line sidewall spacers is adjacent to each of the BC pads and the pair of bit line sidewall spacers has an asymmetrical shape.Type: ApplicationFiled: May 9, 2006Publication date: September 14, 2006Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Cheol-Ju Yun, Chang-Hyun Cho, Tae-Young Chung
-
Patent number: 7078292Abstract: A storage node contact forming method and structure reduces the number of processes required by the conventional art and increases a critical dimension of a storage node to prevent a leaning phenomenon and reduce a manufacturing cost of semiconductor memory devices. The method includes preparing a semiconductor substrate that involves at least one contact pad contacted with an active region of a memory cell transistor through an insulation layer. The method also includes forming a storage node contact of T-shape, the storage node contact being composed of a lower region contacted with an upper part of the contact pad, and an upper region that is extended to a gate length direction of the memory cell transistor and that is formed as a size larger than a size of the lower region, in order to electrically connect the contact pad with a storage node to be formed in a later process.Type: GrantFiled: June 22, 2004Date of Patent: July 18, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Je-Min Park, Yoo-Sang Hwang, Cheol-Ju Yun
-
Publication number: 20060124979Abstract: A DRAM memory cell includes a semiconductor substrate, an interlayer dielectric having storage node contact plugs that is formed on the semiconductor substrate, and storage node electrodes that are formed on the interlayer dielectric to contact the storage node contact plugs. The storage node contact plugs are formed such that an entrance portion is formed to be larger in linewidth than a contacting portions, and they are formed in gaps between the bit line structures. From a plan view perspective, the storage node electrodes of one column are offset from the storage node contact plugs in an adjacent column, such that the storage node electrodes are in a diagonal arrangement throughout the semiconductor substrate.Type: ApplicationFiled: February 10, 2006Publication date: June 15, 2006Applicant: Samsung Electronics Co., Ltd.Inventors: Cheol-ju Yun, Sun-hoo Park
-
Patent number: 7056786Abstract: A self-aligned buried contact (BC) pair includes a substrate having diffusion regions; an oxide layer exposing a pair of diffusion regions formed on the substrate; bit lines formed between adjacent diffusion regions and on the oxide layer, each of the bit lines having bit line sidewall spacers formed on sidewalls thereof; a first interlayer dielectric (ILD) layer formed over the bit lines and the oxide layer; a pair of BC pads formed between adjacent bit lines and within the first ILD layer, each BC pad being aligned with one of the pair of exposed diffusion regions in the substrate; and a pair of capacitors, each of the pair of BC pads having one of the pair of capacitors formed thereon, wherein a pair of the bit line sidewall spacers is adjacent to each of the BC pads and the pair of bit line sidewall spacers has an asymmetrical shape.Type: GrantFiled: January 23, 2004Date of Patent: June 6, 2006Assignee: Samsung Electronics Co., LTDInventors: Cheol-Ju Yun, Chang-Hyun Cho, Tae-Young Chung
-
Patent number: 7030439Abstract: A DRAM memory cell includes a semiconductor substrate, an interlayer dielectric having storage node contact plugs that is formed on the semiconductor substrate, and storage node electrodes that are formed on the interlayer dielectric to contact the storage node contact plugs. The storage node contact plugs are formed such that an entrance portion is formed to be larger in linewidth than a contacting portions, and they are formed in gaps between the bit line structures. From a plan view perspective, the storage node electrodes of one column are offset from the storage node contact plugs in an adjacent column, such that the storage node electrodes are in a diagonal arrangement throughout the semiconductor substrate.Type: GrantFiled: November 7, 2003Date of Patent: April 18, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Cheol-ju Yun, Sun-hoo Park
-
Patent number: 7026246Abstract: A method of forming a semiconductor device that includes cleaning a substrate after forming a tungsten pattern thereon, comprises forming a tungsten layer on a substrate, etching the tungsten layer to form a tungsten pattern, and performing a cleaning process on the substrate having the tungsten pattern using a cleaning solution of a water solution containing 0.1 to 0.4 wt % fluoric acid and 0.5 to 2 wt % hydrogen peroxide. By using the method of the present invention, metal polymers and oxidized slurry residue generated while forming the tungsten pattern may be completely removed without attacking the tungsten pattern.Type: GrantFiled: November 15, 2002Date of Patent: April 11, 2006Assignee: Samsung Electronics Co., Ltd.Inventor: Cheol-Ju Yun
-
Publication number: 20060057783Abstract: A method of forming a fuse in a semiconductor device can be provided by selectively removing an inter-metal insulator to expose a fuse capping layer by recessing the inter-metal insulator around the fuse and removing the capping layer from the fuse to expose a fuse metal film thereunder.Type: ApplicationFiled: September 13, 2005Publication date: March 16, 2006Inventors: Cheol-ju Yun, Bo-sung Kim, Huck-jin Kang
-
Publication number: 20060006410Abstract: A semiconductor device comprises a plurality of gate structures formed on a substrate, a gate spacer formed on a sidewall of the gate structures, a semiconductor pattern formed on the substrate between the gate structures, a first impurity region and a second impurity region formed in the semiconductor pattern and at surface portions of the substrate, respectively, wherein the first and second impurity regions include a first conductive type impurity, and a channel doping region surrounding the first impurity region, wherein the channel doping region includes a second conductive type impurity.Type: ApplicationFiled: June 30, 2005Publication date: January 12, 2006Inventors: Jin-Woo Lee, Cheol-Ju Yun, Hyeoung-Won Seo
-
Publication number: 20050272250Abstract: In an embodiment a method of forming self-aligned contacts in a semiconductor memory device includes: forming conductive stacks of conductive layers on a semiconductor substrate; forming insulating spacer layers on sidewalls of the conductive stacks; forming an insulating layer; forming a capping insulating layer covering portions of the insulating layer; and forming conductive pads that fill the contact holes to contact the semiconductor substrate. The capping insulating layer has a function of a buffer, so an etched amount of mask layers insulating the conductive layers is minimized, and a probability of a short circuit between capacitor electrodes and the conductive stacks is greatly reduced.Type: ApplicationFiled: June 7, 2005Publication date: December 8, 2005Inventors: Cheol-Ju Yun, Tae-Young Chung, In-Ho Nam