Patents by Inventor Chih-An Chen
Chih-An Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250108430Abstract: An installation tool for a self-tapping rivet fastener contains: a body, a movable sleeve, a handle, a single-direction thrust bearing, a switcher, a drive rod, a transmission shaft, a cap, a locking element, and a screw nut. The body includes multiple ribs, two protrusions, two slots, a circular orifice, a stepped fringe, a positioning orifice, a threaded section, and a connection groove. The movable sleeve moves on the body. The handle includes a hollowly circular fitting portion. The switcher includes a coupling portion, a connection flange, a defining hole, and a fitting hole. The drive rod includes a shank, a positioning fringe, and a fixing portion. The transmission shaft includes a threaded orifice, a connecting portion, and a shoulder. The cap is hollow. The locking element includes a threaded extension, a driving portion, and a threaded aperture. The screw nut includes a screwing section and a receiving orifice.Type: ApplicationFiled: October 1, 2023Publication date: April 3, 2025Inventor: Wei-Chih Chen
-
Publication number: 20250112084Abstract: A mechanism for fine adjusting an angle of a semiconductor wafer fixture includes a fixture for a semiconductor wafer, a turntable, a rotating motor and a base. The top surface of the fixture is provided with a positioning portion for accommodating a semiconductor wafer, the turntable is detachably installed under the fixture, the rotating motor connects the bottom of the turntable and is installed on the base. An assembly for fine adjusting an angle of a semiconductor wafer fixture includes the above mechanism and several air bearings installed on the circumferential area of the base to support the turntable so as to fine adjust an angle of the turntable and the fixture.Type: ApplicationFiled: November 6, 2023Publication date: April 3, 2025Inventors: Te-Chun CHEN, Ming-Chih CHENG
-
Publication number: 20250112548Abstract: A power converter and a power conversion method are provided and capable of bus capacitor voltage balance based on inherent inductor components of the power converter. Compared with the conventional approach that adds a balance circuit, the power converter and the power conversion method can reduce a size of overall circuit and improve a power density. In addition, two relays of the power converter are configured to switch switching states such that two inductors store or release energy, thereby transmitting electrical energy between two bus capacitors and two load capacitors. The power converter and the power conversion method are able to realize energy balance and hybrid power supply and satisfy various load requirements.Type: ApplicationFiled: November 22, 2023Publication date: April 3, 2025Inventors: Hung-Chieh Lin, Yi-Ping Hsieh, Hsin-Chih Chen, Hung-Yu Huang, Jin-Zhong Huang
-
Publication number: 20250110526Abstract: Systems and methods are provided for a clock generator is configured to generate N clock signals evenly spaced by phase. A clock generator includes a poly phase filter configured to utilize a differential clock signal to generate N intermediate signals, the intermediate signals being spaced approximately 360/N degrees apart in phase. A phase error corrector is configured to receive the intermediate signals and to generate N clock output signals, where a phase error is a measure of a difference in phase between consecutive ones of the clock output signals from 360/N degrees, the phase error corrector being configured to reduce phase error among the clock output signals based on a feedback signal. A phase error detection circuit is configured to receive the clock output signals and to generate the feedback signal based on detected phase errors among the clock output signals.Type: ApplicationFiled: December 13, 2024Publication date: April 3, 2025Inventor: Wei Chih Chen
-
Publication number: 20250111123Abstract: A method for checking standard cell spacing in a design includes providing a first standard cell. A cell environment of the first standard cell is determined and a first feasible distance between a first boundary of the standard cell and a boundary of a first adjacent cell based on the cell environment is determined. A second feasible distance between a second boundary of the standard cell and a boundary of a second adjacent cell based on the cell environment is determined. A feasible spacing between the first standard cell and a second standard cell is provided, and the feasible spacing is evaluated based on the first feasible distance, the second feasible distance and a cell pitch of the first standard cell. An integrated circuit is fabricated that includes the first standard cell in response on the evaluating.Type: ApplicationFiled: September 28, 2023Publication date: April 3, 2025Inventors: Hung-Chih Ou, Yu-Sheng Lu, Wen-Hao Chen
-
Patent number: 12267029Abstract: A method of obtaining a parameter of a synchronous motor is disclosed and includes: setting an operating current of the motor; providing a positive fixed voltage to the motor and monitoring a feedback current from the motor; recording a triggering time for the feedback current to reach the operating current; providing a negative fixed voltage to the motor for the triggering time; obtaining a square-wave voltage with a fixed frequency based on the positive fixed voltage and the negative fixed voltage being provided; providing the square-wave voltage with the fixed frequency to one axis of the motor; transforming three-phase current from the motor into an axial current; computing an inductance value of this axis based on the fixed frequency, the square-wave voltage and the axial current; and, creating an inductance-current parameter table based on a plurality of the inductance values and the axial currents correspondingly.Type: GrantFiled: January 18, 2023Date of Patent: April 1, 2025Assignee: DELTA ELECTRONICS, INC.Inventors: Yen-Yang Chen, Jen-Chih Tseng, Lei-Chung Hsing
-
Patent number: 12266465Abstract: A manufacturing method of a transformer includes: winding a first winding wire around a bobbin, wherein two ends of the first winding wire are connected to a first and a second pin of the bobbin respectively; winding a second winding wire around the bobbin, wherein two ends of the second winding wire are connected to a third and a fourth pin of the bobbin respectively; and winding a third and a fourth winding wire in parallel around the bobbin, wherein two ends of the third winding wire are connected to the second and a fifth pin of the bobbin respectively, and two ends of the fourth winding wire are connected to the fifth and a sixth pin respectively. The first, the third and the fourth winding wires form a primary coil, and the second winding wire is a secondary coil.Type: GrantFiled: November 29, 2021Date of Patent: April 1, 2025Assignee: Champion Microelectronic Corp.Inventors: Pao Wei Lin, Wei Liang Lin, Pei Wang, Jia Yao Lin, Yu Ting Chen, Chien-Chih Lai
-
Patent number: 12266528Abstract: A method for forming a patterned mask layer is provided. The method includes forming a layer over a substrate. The method includes forming a first strip structure and a second strip structure over the layer. The method includes forming a spacer layer over the first strip structure, the second strip structure, and the layer. The method includes forming a third strip structure and a fourth strip structure between the first strip part and the second strip part. The connecting part is between the third strip structure and the fourth strip structure. The method includes removing the spacer layer. The first strip structure, the second strip structure, the third strip structure, and the fourth strip structure together form a patterned mask layer.Type: GrantFiled: July 5, 2023Date of Patent: April 1, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yu-Chen Chang, Chien-Wen Lai, Chih-Min Hsiao
-
Patent number: 12265119Abstract: A socket of a testing tool is configured to provide testing signals. A device-under-test (DUT) board is configured to provide electrical routing. An integrated circuit (IC) die is disposed between the socket and the DUT board. The testing signals are electrically routed to the IC die through the DUT board. The IC die includes a substrate in which plurality of transistors is formed. A first structure contains a plurality of first metallization components. A second structure contains a plurality of second metallization components. The first structure is disposed over a first side of the substrate. The second structure is disposed over a second side of the substrate opposite the first side. A trench extends through the DUT board and extends partially into the IC die from the second side. A signal detection tool is configured to detect electrical or optical signals generated by the IC die.Type: GrantFiled: March 30, 2023Date of Patent: April 1, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Yi Chen, Kao-Chih Liu, Chia Hong Lin, Yu-Ting Lin, Min-Feng Ku
-
Patent number: 12266632Abstract: A package structure includes: 1) a circuit substrate; 2) a first semiconductor device disposed on the circuit substrate; 3) a first insulation layer covering a sidewall of the first semiconductor device; 4) a second insulation layer covering the first insulation layer; and 5) a third insulation layer disposed on the circuit substrate and in contact with the second insulation layer.Type: GrantFiled: January 11, 2022Date of Patent: April 1, 2025Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Chi-Chih Shen, Jen-Chuan Chen, Tommy Pan
-
Patent number: 12265739Abstract: The present invention discloses a data access interface unit comprising: a physical storage device controller for receiving a first control signal from a first storage virtualization controller, and accordingly determining the first storage virtualization controller as the primary controller, and generating a first selection signal; a selector for receiving the first selection signal, and accordingly selecting data and signals from the first storage virtualization controller; and a clock generation circuit for providing a dedicated clock signal to the physical storage device, where when the physical storage device controller receives a re-set signal from a second storage virtualization controller, the physical storage device controller determines the second storage virtualization controller as the new primary controller, and accordingly generates a second selection signal so as to control the selector to select data and signals from the second storage virtualization controller.Type: GrantFiled: November 22, 2023Date of Patent: April 1, 2025Assignee: Infortrend Technology, Inc.Inventors: Yen-Chen Wu, Ying-Wen Lin, Chih-Min Hsiao
-
Patent number: 12266148Abstract: In various examples, sensor data representative of an image of a field of view of a vehicle sensor may be received and the sensor data may be applied to a machine learning model. The machine learning model may compute a segmentation mask representative of portions of the image corresponding to lane markings of the driving surface of the vehicle. Analysis of the segmentation mask may be performed to determine lane marking types, and lane boundaries may be generated by performing curve fitting on the lane markings corresponding to each of the lane marking types. The data representative of the lane boundaries may then be sent to a component of the vehicle for use in navigating the vehicle through the driving surface.Type: GrantFiled: May 1, 2023Date of Patent: April 1, 2025Assignee: NVIDIA CorporationInventors: Yifang Xu, Xin Liu, Chia-Chih Chen, Carolina Parada, Davide Onofrio, Minwoo Park, Mehdi Sajjadi Mohammadabadi, Vijay Chintalapudi, Ozan Tonkal, John Zedlewski, Pekka Janis, Jan Nikolaus Fritsch, Gordon Grigor, Zuoguan Wang, I-Kuei Chen, Miguel Sainz
-
Publication number: 20250105161Abstract: A semiconductor device package includes a number of interposers mounted to the carrier, wherein the number of interposers may be arranged in an irregular pattern.Type: ApplicationFiled: December 10, 2024Publication date: March 27, 2025Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Hao-Chih HSIEH, Tun-Ching PI, Sung-Hung CHIANG, Yu-Chang CHEN
-
Publication number: 20250107215Abstract: The present disclosure relates to an integrated chip. The integrated chip includes a first capacitor conductor disposed over an isolation structure arranged within a substrate. The isolation structure laterally extends past opposing outer sidewalls of the first capacitor conductor. A capacitor dielectric is arranged along one of the opposing outer sidewalls of the first capacitor conductor and over a top surface of the first capacitor conductor. A second capacitor conductor is arranged along an outer sidewall of the capacitor dielectric and over a top surface of the capacitor dielectric. The second capacitor conductor laterally overlaps parts of both the capacitor dielectric and the first capacitor conductor.Type: ApplicationFiled: September 22, 2023Publication date: March 27, 2025Inventors: Jhu-Min Song, Ying-Chou Chen, Yi-Kai Ciou, Chi-Te Lin, Yi-Huan Chen, Chien-Chih Chou, Fei-Yun Chen, Yu-Chang Jong
-
Publication number: 20250105098Abstract: The present disclosure, in some embodiments, relates to an integrated chip structure. The integrated chip structure includes a first via disposed on a first side of a substrate. A second via is disposed on the first side of the substrate and is laterally separated from the first via. An interconnect wire vertically contacts the second via. A through-substrate via (TSV) extends through the substrate to physically contact one or more of the second via and the interconnect wire. The first via has a first width and the second via has a second width. The second width is between approximately 2,000% and approximately 5,000% larger than the first width.Type: ApplicationFiled: December 9, 2024Publication date: March 27, 2025Inventors: Min-Feng Kao, Dun-Nian Yaung, Hsing-Chih Lin, Jen-Cheng Liu, Yi-Shin Chu, Ping-Tzu Chen
-
Publication number: 20250106974Abstract: A target droplet source for an extreme ultraviolet (EUV) source includes a droplet generator configured to generate target droplets of a given material. The droplet generator includes a nozzle configured to supply the target droplets in a space enclosed by a chamber. The target droplet source further includes a sleeve disposed in the chamber distal to the nozzle. The sleeve is configured to provide a path for the target droplets in the chamber.Type: ApplicationFiled: December 6, 2024Publication date: March 27, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Chih LAI, Han-Lung CHANG, Chi YANG, Shang-Chieh CHIEN, Bo-Tsun LIU, Li-Jui CHEN, Po-Chung CHENG
-
Publication number: 20250107170Abstract: Methods for isolating two adjacent transistors are disclosed. A substrate has a first semiconducting fin on a first region and a second semiconducting fin on a second region, and the first semiconducting fin and the second semiconducting fin contact each other at a jog region. A dummy gate within or adjacent the jog region is removed to expose a portion of the first semiconducting fin and form an isolation volume. Etching is performed to remove the exposed portion of the first semiconducting fin and create a trench in the substrate. The trench and the isolation volume are filled with at least one dielectric material to form an electrically isolating structure between the first region and the second region. Additional dummy gates in each region can be removed and replaced with an electrically conductive material to form two adjacent transistors electrically isolated from each other.Type: ApplicationFiled: September 25, 2023Publication date: March 27, 2025Inventors: Yun-Chen WU, Tzu-Ging LIN, Jih-Jse LIN, Jun-Ye LIU, Chun-Liang LAI, Chih-Yu HSU
-
Patent number: 12261069Abstract: A multiple die container load port may include a housing with an opening, and an elevator to accommodate a plurality of different sized die containers. The multiple die container load port may include a stage supported by the housing and moveable within the opening of the housing by the elevator. The stage may include one or more positioning mechanisms to facilitate positioning of the plurality of different sized die containers on the stage, and may include different portions movable by the elevator to accommodate the plurality of different sized die containers. The multiple die container load port may include a position sensor to identify one of the plurality of different sized die containers positioned on the stage.Type: GrantFiled: January 19, 2024Date of Patent: March 25, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chih-Hung Huang, Cheng-Lung Wu, Yi-Fam Shiu, Yu-Chen Chen, Yang-Ann Chu, Jiun-Rong Pai
-
Patent number: 12262303Abstract: A UE activates a timer for applying access control to transmissions associated with a certain access category during an access control period, in response to a first system information message received via a radio interface and a mobile-originated access request (1702). While the timer is running, the UE receives a second message that indicates a potential transition of the UE (i) from a current state associated with a protocol for controlling radio resources to another state associated with the protocol, or (ii) from a current cell to a new cell (1704). In response to the second message, the UE continues to apply the access control to the transmissions for the access category, for a remainder of the access control period (1706).Type: GrantFiled: April 28, 2020Date of Patent: March 25, 2025Assignee: GOOGLE LLCInventors: Chih-Hsiang Wu, Teming Chen
-
Patent number: 12261203Abstract: A semiconductor device structure is provided. The semiconductor device structure includes a substrate including a base and a fin structure over the base. The fin structure includes a nanostructure. The semiconductor device structure includes a gate stack over the base and wrapped around the nanostructure. The gate stack has an upper portion and a sidewall portion, the upper portion is over the nanostructure, and the sidewall portion is over a first sidewall of the nanostructure. The semiconductor device structure includes a first inner spacer and a second inner spacer over opposite sides of the sidewall portion. A sum of a first width of the first inner spacer and a second width of the second inner spacer is greater than a third width of the sidewall portion as measured along a longitudinal axis of the fin structure.Type: GrantFiled: January 19, 2022Date of Patent: March 25, 2025Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chien-Chih Lin, Yun-Ju Pan, Szu-Chi Yang, Jhih-Yang Yan, Shih-Hao Lin, Chung-Shu Wu, Te-An Yu, Shih-Chiang Chen