Patents by Inventor Chia-Lin Yang
Chia-Lin Yang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9836396Abstract: A last-level cache controller includes a system state monitor and a cache partitioning module. The system state monitor is configured to obtain a latency sensitivity factor, off-chip latency factors, and cache miss information for each of the processor cores. The cache partitioning module is configured to: obtain a first weighted latency according to the latency sensitivity factor, the off-chip latency factors and a first entry of the cache miss information that corresponds to a first cache partition configuration for each of the processor cores; obtain a first aggregated weighted latency according to the first weighted latency of each of the processor cores; determine whether a partition criterion is satisfied, where the partition criterion takes the first aggregated weighted latency into consideration; and partition the cache ways of the last-level cache using the first partition configuration when determining that the partition criterion is satisfied.Type: GrantFiled: November 10, 2015Date of Patent: December 5, 2017Assignees: MEDIATEK INC., NATIONAL TAIWAN UNIVERSITYInventors: Po-Han Wang, Cheng-Hsuan Li, Chia-Lin Yang
-
Patent number: 9672067Abstract: A data processing system comprises a storage device, an interface module and a scheduler. The interface module is configured to dispatch a non-prioritized request via a first data path, and to transfer application-level information of an application via a second data path. The scheduler, coupled to the first and second data path, is configured to enable an access to the storage device according to the non-prioritized request and the application-level information respectively received from the first and second data paths.Type: GrantFiled: April 27, 2015Date of Patent: June 6, 2017Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ye-Jyun Lin, Hsiang-Pang Li, Shang-Xuan Zou, Chia-Lin Yang
-
Publication number: 20170052899Abstract: A buffer cache device used to get at least one data from at least one application is provided, wherein the buffer cache device includes a first-level cache memory, a second-level cache memory and a controller. The first-level cache memory is used to receive and store the data. The second-level cache memory has a memory cell architecture different from that of the first-level cache memory. The controller is used to write the data stored in the first-level cache memory into the second-level cache memory.Type: ApplicationFiled: August 18, 2015Publication date: February 23, 2017Inventors: Ye-Jyun Lin, Hsiang-Pang Li, Cheng-Yuan Wang, Chia-Lin Yang
-
Patent number: 9536577Abstract: Apparatus, systems, and methods for data movement in a memory device are described. In one embodiment, a memory controller comprises logic to move a row of data from a first row of a memory in a first section of a memory device to a second row of memory in a second section of the memory device without passing the data through a communication interface. Other embodiments are also disclosed and claimed.Type: GrantFiled: September 26, 2013Date of Patent: January 3, 2017Assignee: Intel CorporationInventors: Shih-Lien Lu, Ying-Chen Lin, Chia-Lin Yang
-
Publication number: 20160342514Abstract: A last-level cache controller includes a system state monitor and a cache partitioning module. The system state monitor is configured to obtain a latency sensitivity factor, off-chip latency factors, and cache miss information for each of the processor cores. The cache partitioning module is configured to: obtain a first weighted latency according to the latency sensitivity factor, the off-chip latency factors and a first entry of the cache miss information that corresponds to a first cache partition configuration for each of the processor cores; obtain a first aggregated weighted latency according to the first weighted latency of each of the processor cores; determine whether a partition criterion is satisfied, where the partition criterion takes the first aggregated weighted latency into consideration; and partition the cache ways of the last-level cache using the first partition configuration when determining that the partition criterion is satisfied.Type: ApplicationFiled: November 10, 2015Publication date: November 24, 2016Inventors: Po-Han WANG, Cheng-Hsuan LI, Chia-Lin YANG
-
Patent number: 9471489Abstract: In a caching method implemented by a data storage system, a data word as user data is encoded into a codeword that is then written into an area of a cache memory. The codeword includes a data portion, a checksum parity portion and an error correction code (ECC) parity portion. In response to a read request for the user data, the codeword read from the cache memory is decoded based on the ECC parity portion to correct one or more bit errors within the data portion so as to generate a read data portion and a read checksum parity portion. Upon identifying that a validating checksum portion generated based on the read data portion matches the read checksum parity portion, the read data portion serving as the user data is outputted. Otherwise, a data storage unit outputs the user data previously stored therein.Type: GrantFiled: March 28, 2014Date of Patent: October 18, 2016Assignee: NATIONAL TAIWAN UNIVERSITYInventors: Ren-Shuo Liu, Chia-Lin Yang
-
Patent number: 9396063Abstract: An operating method of a storage device is provided. The operating method comprises the following steps. First, a first data is read from a target address of a first storage unit. Then, an assisting unit checks whether the target address is corresponding to a second data stored in a second storage unit. If the target address is corresponding to the second data, the assisting unit updates the first data according to the second data to generate an updated data. Next, an Error Correction Code (ECC) performs a decoding process on the updated data to generate a decoded data.Type: GrantFiled: May 13, 2014Date of Patent: July 19, 2016Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ren-Shuo Liu, Meng-Yen Chuang, Chia-Lin Yang, Cheng-Hsuan Li, Kin-Chu Ho, Hsiang-Pang Li
-
Publication number: 20160154048Abstract: Examples provided herein describe a female connector in a computing device that includes a plurality of sensors for determining if a male connector has established a proper connection with the female connector. To do so, in one example, each of the sensors is coupled to an actuator that protrudes into an aperture defined by an inner surface of the female connector. As the male connector is inserted into this aperture, the actuators are pressed down which activates the sensors. Furthermore, the actuators are arranged such that a first actuator is deeper within the aperture than a second actuator. Thus, if the male connector pressed down the first actuator but not the second, a computing device can determine that only a partially connection was made. By using at least two actuators arranged at different depths in the aperture, the computing device is able to detect a proper or improper connection.Type: ApplicationFiled: December 1, 2014Publication date: June 2, 2016Inventors: Yi-Sheng LEE, Wei-Yi HSUAN, Chia-Lin YANG, Te-Chia TSAI
-
Publication number: 20160154674Abstract: A data processing system comprises a storage device, an interface module and a scheduler. The interface module is configured to dispatch a non-prioritized request via a first data path, and to transfer application-level information of an application via a second data path. The scheduler, coupled to the first and second data path, is configured to enable an access to the storage device according to the non-prioritized request and the application-level information respectively received from the first and second data paths.Type: ApplicationFiled: April 27, 2015Publication date: June 2, 2016Inventors: Ye-Jyun Lin, Hsiang-Pang Li, Shang-Xuan Zou, Chia-Lin Yang
-
Patent number: 9256526Abstract: The present disclosure relates, according to some embodiments, to a data writing method in a storage system. The method comprises receiving data by the storage media controller, reading a non-volatile memory operation mode in the memory unit by a central control unit, in which the mode corresponds to a data reliability lower than the data reliability requirement of the storage system, reading a data reliability reduction condition in the memory unit by the central control unit, determining whether a system information related to the data meets the condition by the central control unit, and controlling the media control unit to write the data into the non-volatile memory according to the mode by the central control unit when the system information meets the condition.Type: GrantFiled: February 13, 2013Date of Patent: February 9, 2016Assignee: NATIONAL TAIWAN UNIVERSITYInventors: Ren-Shuo Liu, Chia-Lin Yang
-
Patent number: 9171616Abstract: A method for operating a memory includes receiving a command to program a data value at a memory cell, and an indication of which write mode in a plurality of write modes to use. Write modes in the plurality are characterized by different sets of resistance ranges that correspond to data values stored in the memory cell. The method includes executing a program operation according to the indicated one in the plurality of write modes to program the data value in the memory cell. The plurality of write modes includes a first write mode and a second write mode corresponding to shorter data retention than the first write mode. The first and second write modes are characterized by first and second sets of resistance ranges in the different sets of resistance ranges. The method includes periodically refreshing data values in memory cells storing data in the second write mode.Type: GrantFiled: January 27, 2014Date of Patent: October 27, 2015Assignee: Macronix International Co., Ltd.Inventors: Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Ye-Jyun Lin, Cheng-Yuan Wang
-
Publication number: 20150280742Abstract: In a caching method implemented by a data storage system, a data word as user data is encoded into a codeword that is then written into an area of a cache memory. The codeword includes a data portion, a checksum parity portion and an error correction code (ECC) parity portion. In response to a read request for the user data, the codeword read from the cache memory is decoded based on the ECC parity portion to correct one or more bit errors within the data portion so as to generate a read data portion and a read checksum parity portion. Upon identifying that a validating checksum portion generated based on the read data portion matches the read checksum parity portion, the read data portion serving as the user data is outputted. Otherwise, a data storage unit outputs the user data previously stored therein.Type: ApplicationFiled: March 28, 2014Publication date: October 1, 2015Applicant: NATIONAL TAIWAN UNIVERSITYInventors: Ren-Shuo LIU, Chia-Lin YANG
-
Patent number: 9107249Abstract: A method, device, and computer program product are provided for adjusting brightness of an optical touch panel. The optical touch panel comprises a microprocessor, a display module including a back light source, and an optical position detection device including optical transmitting devices and optical receiving devices. The method comprises detecting, via the optical receiving devices, a current ambient light level on the display module. The method further comprises generating, via the optical receiving devices, a current ambient light level signal indicative of the detected current ambient light level and transmitting the current ambient light level signal to the microprocessor. Furthermore, the method comprises adjusting, via the microprocessor, brightness of the back light source based on the current ambient light level signal.Type: GrantFiled: June 27, 2014Date of Patent: August 11, 2015Assignee: TOSHIBA GLOBAL COMMERCE SOLUTIONS HOLDINGS CORPORATIONInventors: Tsung Hsuan Hsieh, Wei Yi Hsuan, Yi Sheng Lee, Robert David Parsons, Chia Lin Yang
-
Publication number: 20150149867Abstract: An operating method of a storage device is provided. The operating method comprises the following steps. First, a first data is read from a target address of a first storage unit. Then, an assisting unit checks whether the target address is corresponding to a second data stored in a second storage unit. If the target address is corresponding to the second data, the assisting unit updates the first data according to the second data to generate an updated data. Next, an Error Correction Code (ECC) performs a decoding process on the updated data to generate a decoded data.Type: ApplicationFiled: May 13, 2014Publication date: May 28, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ren-Shuo Liu, Meng-Yen Chuang, Chia-Lin Yang, Cheng-Hsuan Li, Kin-Chu Ho, Hsiang-Pang Li
-
Publication number: 20150085589Abstract: Apparatus, systems, and methods for data movement in a memory device are described. In one embodiment, a memory controller comprises logic to move a row of data from a first row of a memory in a first section of a memory device to a second row of memory in a second section of the memory device without passing the data through a communication interface. Other embodiments are also disclosed and claimed.Type: ApplicationFiled: September 26, 2013Publication date: March 26, 2015Inventors: Shih-Lien Lu, Ying-Chen Lin, Chia-Lin Yang
-
Publication number: 20150043274Abstract: A method for operating a memory includes receiving a command to program a data value at a memory cell, and an indication of which write mode in a plurality of write modes to use. Write modes in the plurality are characterized by different sets of resistance ranges that correspond to data values stored in the memory cell. The method includes executing a program operation according to the indicated one in the plurality of write modes to program the data value in the memory cell. The plurality of write modes includes a first write mode and a second write mode corresponding to shorter data retention than the first write mode. The first and second write modes are characterized by first and second sets of resistance ranges in the different sets of resistance ranges. The method includes periodically refreshing data values in memory cells storing data in the second write mode.Type: ApplicationFiled: January 27, 2014Publication date: February 12, 2015Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventors: Ren-Shuo Liu, De-Yu Shen, Chia-Lin Yang, Ye-Jyun Lin, Cheng-Yuan Wang
-
Publication number: 20140312783Abstract: A method, device, and computer program product are provided for adjusting brightness of an optical touch panel. The optical touch panel comprises a microprocessor, a display module including a back light source, and an optical position detection device including optical transmitting devices and optical receiving devices. The method comprises detecting, via the optical receiving devices, a current ambient light level on the display module. The method further comprises generating, via the optical receiving devices, a current ambient light level signal indicative of the detected current ambient light level and transmitting the current ambient light level signal to the microprocessor. Furthermore, the method comprises adjusting, via the microprocessor, brightness of the back light source based on the current ambient light level signal.Type: ApplicationFiled: June 27, 2014Publication date: October 23, 2014Inventors: TSUNG HSUAN HSIEH, WEI YI HSUAN, YI SHENG LEE, ROBERT DAVID PARSONS, CHIA LIN YANG
-
Patent number: 8797296Abstract: A method and device are provided for adjusting brightness of an optical touch panel. The optical touch panel comprises a microprocessor, a display module including a back light source, and an optical position detection device including optical transmitting devices and optical receiving devices. The method comprises detecting, via the optical receiving devices, a current ambient light level on the display module. The method further comprises generating, via the optical receiving devices, a current ambient light level signal indicative of the current ambient light level and transmitting the current ambient light level signal to the microprocessor. Furthermore, the method comprises adjusting, via the microprocessor, brightness of the back light source based on the current ambient light level signal.Type: GrantFiled: September 30, 2010Date of Patent: August 5, 2014Assignee: Toshiba Global Commerce Solutions Holdings CorporationInventors: Tsung Hsuan Hsieh, Wei Yi Hsuan, Yi Sheng Lee, Robert David Parsons, Chia Lin Yang
-
Patent number: 8570332Abstract: The invention relates to a power-gating control method for a graphics processing unit having a unified shader unit, which includes a plurality of shaders. The method includes the steps of: rendering a plurality of previous frames; calculating a first number of active shaders for rendering each previous frame, and a corresponding frame rate of each previous frame; determining a second number of active shaders for rendering a next frame immediately following the previous frame according to the first number of active shaders and the corresponding frame rate of each previous frame; and activating corresponding shaders through one or more power-gating control elements according to the second number of active shaders.Type: GrantFiled: September 29, 2009Date of Patent: October 29, 2013Assignee: Institute for Information IndustryInventors: Chia-Lin Yang, Po-Han Wang, Yu-Jung Cheng
-
Publication number: 20110074737Abstract: A method and device are provided for adjusting brightness of an optical touch panel. The optical touch panel comprises a microprocessor, a display module including a back light source, and an optical position detection device including optical transmitting devices and optical receiving devices. The method comprises detecting, via the optical receiving devices, a current ambient light level on the display module. The method further comprises generating, via the optical receiving devices, a current ambient light level signal indicative of the current ambient light level and transmitting the current ambient light level signal to the microprocessor. Furthermore, the method comprises adjusting, via the microprocessor, brightness of the back light source based on the current ambient light level signal.Type: ApplicationFiled: September 30, 2010Publication date: March 31, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Tsung Hsuan Hsieh, Wei Yi Hsuan, Yi Sheng Lee, Robert David Parsons, Chia Lin Yang