Patents by Inventor Chiao-Ti HUANG

Chiao-Ti HUANG has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20250142948
    Abstract: An IC device with one or more transistors may also include one or more vias and jumpers for delivering power to the transistors. For instance, a via may be coupled to a power plane. A jumper may be connected to the via and an electrode of a transistor. With the via and jumper, an electrical connection is built between the power plane and the electrode. The via may be self-aligned. The IC device may include a dielectric structure at a first side of the via. A portion of the jumper may be at a second side of the via. The second side opposes the first side. The dielectric structure and the portion of the jumper may be over another dielectric structure that has a different dielectric material from the dielectric structure. The via may be insulated from another electrode of the transistor, which may be coupled to a ground plane.
    Type: Application
    Filed: October 31, 2023
    Publication date: May 1, 2025
    Applicant: Intel Corporation
    Inventors: Robin Chao, Chiao-Ti Huang, Guowei Xu, Yang Zhang, Ting-Hsiang Hung, Tao Chu, Feng Zhang, Chia-Ching Lin, Anand S. Murthy, Conor P. Puls, Kan Zhang
  • Publication number: 20250140649
    Abstract: An IC device may include a semiconductor structure and a backside semiconductor structure over the semiconductor structure. The semiconductor structure and backside semiconductor structure may constitute the source or drain region of a transistor. The backside semiconductor structure may be closer to the backside of a substrate of the IC device than the semiconductor structure. The backside semiconductor structure may be formed at a lower temperature than the semiconductor structure. The backside semiconductor structure may have one or more different materials from the semiconductor structure. For instance, a semiconductor material in the backside semiconductor structure may have a different crystal direction from a semiconductor material in the semiconductor structure. As another example, the backside semiconductor structure may have one or more different chemical compounds from the semiconductor structure.
    Type: Application
    Filed: October 31, 2023
    Publication date: May 1, 2025
    Applicant: Intel Corporation
    Inventors: Feng Zhang, Tao Chu, Minwoo Jang, Yanbin Luo, Guowei Xu, Ting-Hsiang Hung, Chiao-Ti Huang, Robin Chao, Chia-Ching Lin, Yang Zhang, Kan Zhang
  • Patent number: 12289924
    Abstract: An image sensor includes a photodiode disposed in a semiconductor substrate having a first surface and a second surface opposite to the first surface. A floating diffusion is disposed in the semiconductor substrate. A transfer transistor is configured for coupling the photodiode to the floating diffusion. The transfer transistor includes a vertical transfer gate extending a first depth in a depthwise direction from the first surface into the semiconductor substrate. A transistor is coupled to the floating diffusion. The transistor includes: a planar gate disposed proximate to the first surface of the semiconductor substrate; and a plurality of vertical gate electrodes, each extending a respective depth into the semiconductor substrate from the planar gate in the depthwise direction. The respective depth of at least one of the plurality of vertical gate electrodes is the same as the first depth of the vertical transfer gate.
    Type: Grant
    Filed: March 2, 2023
    Date of Patent: April 29, 2025
    Assignee: OmniVision Technologies, Inc.
    Inventors: Chiao-Ti Huang, Sing-Chung Hu, Yuanwei Zheng, Bill Phan
  • Publication number: 20250113547
    Abstract: Integrated circuit structures having internal spacers for 2D channel materials, and methods of fabricating integrated circuit structures having internal spacers for 2D channel materials, are described. For example, an integrated circuit structure includes a stack of two-dimensional (2D) material nanowires. A gate structure is vertically around the stack of 2D material nanowires. Internal gate spacers are between vertically adjacent ones of the stack of 2D material nanowires and laterally adjacent to the gate structure. The 2D material nanowires are recessed relative to the internal gate spacers. Conductive contact structures are at corresponding ends of the stack of 2D material nanowires, the conductive contact structures adjacent to the internal gate spacers and vertically overlapping with the internal gate spacers.
    Type: Application
    Filed: September 29, 2023
    Publication date: April 3, 2025
    Inventors: Chia-Ching LIN, Tao CHU, Chiao-Ti HUANG, Guowei XU, Robin CHAO, Feng ZHANG, Yue ZHONG, Yang ZHANG, Ting-Hsiang HUNG, Kevin P. O’BRIEN, Uygar E. AVCI, Carl H. NAYLOR, Mahmut Sami KAVRIK, Andrey VYATSKIKH, Rachel STEINHARDT, Chelsey DOROW, Kirby MAXEY
  • Publication number: 20250113600
    Abstract: Techniques are provided herein to form semiconductor devices that include one or more gate cuts having an improved liner structure to prevent oxidation of the gate electrode. A semiconductor device includes a gate structure around or otherwise on a semiconductor region. The gate structure may be interrupted, for example, between two transistors with a gate cut that extends through an entire thickness of the gate structure and includes dielectric material to electrically isolate the portions of the gate structure on either side of the gate cut. In an example, the gate cut includes a silicon nitride dielectric liner with a higher percentage of Si—H bonds compared to Si—N bonds at an interface between the dielectric liner and the gate structure. The liner may also include a higher percentage of Si—N bonds compared to Si—H bonds at an interface between the dielectric liner and a dielectric fill on the dielectric liner.
    Type: Application
    Filed: September 29, 2023
    Publication date: April 3, 2025
    Inventors: Yulia Gotlib, Matthew J. Prince, Sachin S. Vaidya, Ying Zhou, Xiaoye Qin, Ryan Pearce, Andrew Arnold, Chiao-Ti Huang
  • Publication number: 20250113559
    Abstract: Trench contact structures with etch stop layers, and methods of fabricating trench contact structures with etch-stop layers, are described. In an example, an integrated circuit structure includes a fin structure. An epitaxial source or drain structure is on the fin structure. An isolation structure is laterally adjacent to sides of the fin structure. A dielectric layer is on at least a portion of a top surface of the isolation structure and partially surrounds the epitaxial source or drain structure and leaves an exposed portion of the epitaxial source or drain structure. A conductive trench contact structure is on the exposed portion of the epitaxial source or drain structure. The conductive trench contact structure does not extend into the isolation structure.
    Type: Application
    Filed: September 28, 2023
    Publication date: April 3, 2025
    Inventors: Guowei XU, Chiao-Ti HUANG, Feng ZHANG, Robin CHAO, Tao CHU, Anand S. MURTHY, Ting-Hsiang HUNG, Chung-Hsun LIN, Oleg GOLONZKA, Yang ZHANG, Chia-Ching LIN
  • Publication number: 20250112120
    Abstract: Integrated circuit structures having deep via bar width tuning are described. For example, an integrated circuit structure includes a plurality of gate lines extending over first and second semiconductor nanowire stack channel structures or fin structures. A plurality of trench contacts is intervening with the plurality of gate lines. A conductive structure is between the first and second semiconductor nanowire stack channel structures or fin structures, the conductive structure having a first width in a first region and a second width in a second region between the first and second semiconductor nanowire stack channel structures or fin structures, the second width different than the first width.
    Type: Application
    Filed: September 29, 2023
    Publication date: April 3, 2025
    Inventors: Tao CHU, Minwoo JANG, Yanbin LUO, Paul PACKAN, Conor P. PULS, Guowei XU, Chiao-Ti HUANG, Robin CHAO, Feng ZHANG, Ting-Hsiang HUNG, Chia-Ching LIN, Yang ZHANG, Chung-Hsun LIN, Anand S. MURTHY
  • Publication number: 20250113595
    Abstract: Multiple voltage threshold integrated circuit structures with local layout effect tuning, and methods of fabricating multiple voltage threshold integrated circuit structures with local layout effect tuning, are described. For example, an integrated circuit structure includes a first fin structure or vertical arrangement of horizontal nanowires. A second fin structure or vertical arrangement of horizontal nanowires is laterally spaced apart from the first fin structure or vertical arrangement of horizontal nanowires. An N-type gate structure is over the first fin structure or vertical arrangement of horizontal nanowires. A P-type gate structure is over the second fin structure or vertical arrangement of horizontal nanowires, the P-type gate structure in contact with the N-type gate structure with a PN boundary between the P-type gate structure and the N-type gate structure.
    Type: Application
    Filed: September 28, 2023
    Publication date: April 3, 2025
    Inventors: Tao CHU, Minwoo JANG, Yanbin LUO, Paul PACKAN, Guowei XU, Chiao-Ti HUANG, Robin CHAO, Feng ZHANG, Ting-Hsiang HUNG, Chia-Ching LIN, Yang ZHANG, Chung-Hsun LIN, Anand S. MURTHY
  • Publication number: 20250107175
    Abstract: Integrated circuit structures having reduced local layout effects, and methods of fabricating integrated circuit structures having reduced local layout effects, are described. For example, an integrated circuit structure includes an NMOS region including a first plurality of fin structures or vertical stacks of horizontal nanowires, and first alternating gate lines and trench contact structures over the first plurality of fin structures or vertical stacks of horizontal nanowires. The integrated circuit structure also includes a PMOS region including a second plurality of fin structures or vertical stacks of horizontal nanowires, and second alternating gate and trench contact structures over the second plurality of fin structures or vertical stacks of horizontal nanowires. A gate line is shared between the NMOS region and the PMOS region, and a trench contact structure is shared between the NMOS region and the PMOS region.
    Type: Application
    Filed: September 25, 2023
    Publication date: March 27, 2025
    Inventors: Tao CHU, Minwoo JANG, Yanbin LUO, Paul PACKAN, Guowei XU, Chiao-Ti HUANG, Robin CHAO, Feng ZHANG, Ting-Hsiang HUNG, Chia-Ching LIN, Yang ZHANG, Chung-Hsun LIN, Anand S. MURTHY
  • Publication number: 20250107212
    Abstract: Techniques are provided to form an integrated circuit having an airgap spacer between at least a transistor gate structure and an adjacent source or drain contact. In one such example, a FET (field effect transistor) includes a gate structure that extends around a fin or any number of nanowires (or nanoribbons or nanosheets, as the case may be) of semiconductor material. The semiconductor material may extend in a first direction between source and drain regions while the gate structure extends over the semiconductor material in a second direction. Airgaps are provided in the regions between the gate structures and the adjacent source/drain contacts. The airgaps have a low dielectric constant (e.g., around 1.0) to reduce the parasitic capacitance between the conductive structures.
    Type: Application
    Filed: September 21, 2023
    Publication date: March 27, 2025
    Applicant: Intel Corporation
    Inventors: Yang Zhang, Guowei Xu, Tao Chu, Robin Chao, Chiao-Ti Huang, Feng Zhang, Ting-Hsiang Hung, Chia-Ching Lin, Anand Murthy
  • Publication number: 20250107156
    Abstract: Techniques are provided herein to form an integrated circuit having dielectric material formed in cavities beneath source or drain regions. The cavities may be formed within subfin portions of semiconductor devices. In one such example, a FET (field effect transistor) includes a gate structure extending around a fin or any number of nanowires of semiconductor material. The semiconductor material may extend in a first direction between source and drain regions while the gate structure extends over the semiconductor material in a second direction substantially orthogonal to the first direction. A dielectric fill may be formed in a recess beneath the source or drain regions, or a dielectric liner may be formed on sidewalls of the recess, to prevent epitaxial growth of the source or drain regions from the subfins. Removal of the semiconductor subfin from the backside may then be performed without causing damage to the source or drain regions.
    Type: Application
    Filed: September 21, 2023
    Publication date: March 27, 2025
    Applicant: Intel Corporation
    Inventors: Chiao-Ti Huang, Robin Chao, Jaladhi Mehta, Tao Chu, Guowei Xu, Ting-Hsiang Hung, Feng Zhang, Yang Zhang, Chia-Ching Lin, Chung-Hsun Lin, Anand Murthy
  • Publication number: 20250098260
    Abstract: Integrated circuit structures having patch spacers, and methods of fabricating integrated circuit structures having patch spacers, are described. For example, an integrated circuit structure includes a stack of horizontal nanowires. A gate structure is vertically around the stack of horizontal nanowires, the stack of horizontal nanowires extending laterally beyond the gate structure. An internal gate spacer is between vertically adjacent ones of the stack of horizontal nanowires and laterally adjacent to the gate structure. An external gate spacer is along sides of the gate structure and over the stack of horizontal nanowires, the external gate spacer having one or more patch spacers therein.
    Type: Application
    Filed: September 19, 2023
    Publication date: March 20, 2025
    Inventors: Guowei XU, Feng ZHANG, Chiao-Ti HUANG, Robin CHAO, Tao CHU, Chung-Hsun LIN, Oleg GOLONZKA, Yang ZHANG, Ting-Hsiang HUNG, Chia-Ching LIN, Anand S. MURTHY
  • Publication number: 20250096114
    Abstract: Techniques to form semiconductor devices can include one or more via structures having substrate taps. A semiconductor device includes a gate structure around or otherwise on a semiconductor region (or channel region). The gate structure may extend over the semiconductor regions of any number of devices along a given direction. The gate structure may be interrupted, for example, between two transistors with a via structure that extends through an entire thickness of the gate structure and includes a conductive core. The via structure has a conductive foot portion beneath the gate structure and a conductive arm portion extending from the conductive foot portion along a height of the gate structure. The conductive foot portion has a greater width along the given direction than any part of the conductive arm portion. The via structure may further include one or more dielectric layers between the conductive arm portion and the gate structure.
    Type: Application
    Filed: September 19, 2023
    Publication date: March 20, 2025
    Applicant: Intel Corporation
    Inventors: Robin Chao, Chiao-Ti Huang, Guowei Xu, Ting-Hsiang Hung, Tao Chu, Feng Zhang, Chia-Ching Lin, Yang Zhang, Anand Murthy, Conor P. Puls
  • Publication number: 20250087530
    Abstract: Techniques are provided to form semiconductor devices where portions of the gate structure (e.g., foot structures) adjacent to the subfins have been removed. A semiconductor device includes a gate structure around or otherwise on a semiconductor region. The gate structure includes a gate dielectric and a gate electrode. The gate structure may be interrupted, for example, between two transistors with a gate cut that extends through an entire thickness of the gate structure and includes dielectric material to electrically isolate the portions of the gate structure on either side of the gate cut. The gate cut includes dielectric lobe structures that extend outwards from the sidewalls of the gate cut. The lobe structures effectively replace foot structures of the gate structure between the gate cut and subfin portions of the semiconductor fins. Removing the gate foot structures contributes to the reduction of the parasitic capacitance in the semiconductor device.
    Type: Application
    Filed: September 8, 2023
    Publication date: March 13, 2025
    Applicant: Intel Corporation
    Inventors: Chiao-Ti Huang, Tao Chu, Guowei Xu, Robin Chao, Feng Zhang, Yang Zhang, Ting-Hsiang Hung, Anand Murthy
  • Publication number: 20250089310
    Abstract: Techniques are provided to form semiconductor devices that include through-gate structures (e.g., gate cut structures or conductive via structures) that have an airgap spacer between the structure and the adjacent gate electrode. In an example, a semiconductor device includes a gate structure around or otherwise on a semiconductor region (or channel region) that extends from a first source or drain region to a second source or drain region. A through-gate structure may extend in a third direction through an entire thickness of the gate structure and adjacent to the semiconductor region along the second direction. The through-gate structure may be a dielectric structure (e.g., a gate cut) or a conductive structure (e.g., a via). In either case, an airgap spacer exists between the through-gate structure and the gate structure.
    Type: Application
    Filed: September 13, 2023
    Publication date: March 13, 2025
    Applicant: Intel Corporation
    Inventors: Ting-Hsiang Hung, Yang Zhang, Robin Chao, Guowei Xu, Tao Chu, Chiao-Ti Huang, Feng Zhang, Chia-Ching Lin, Anand Murthy
  • Publication number: 20250006734
    Abstract: An integrated circuit (IC) device includes a stripe of material perpendicular to, and spanning between, semiconductor structures with multiple widths, and the stripe is between transistors with channel regions of differing widths in the semiconductor structures. The material stripes cover transition portions between different widths of the semiconductor structures. The semiconductor structures may be channel structures of different types, including groups of fins or nanoribbons. Channel regions of differing widths may include more or fewer fins or narrower or wider nanoribbons. The channel regions may have alternating conductivity types, n- and p-type.
    Type: Application
    Filed: June 29, 2023
    Publication date: January 2, 2025
    Applicant: Intel Corporation
    Inventors: Tao Chu, Minwoo Jang, Yanbin Luo, Paul Packan, Guowei Xu, Chiao-Ti Huang, Robin Chao, Feng Zhang, Ting-Hsiang Hung, Chia-Ching Lin, Yang Zhang, Chung-Hsun Lin
  • Publication number: 20250006733
    Abstract: Integrated circuit structures having differential epitaxial source or drain dent are described. For example, an integrated circuit structure includes a first sub-fin structure beneath a first stack of nanowires or fin. A second sub-fin structure is beneath a second stack of nanowires or fin. A first epitaxial source or drain structure is at an end of the first stack of nanowires of fin, the first epitaxial source or drain structure having no dent or a shallower dent therein. A second epitaxial source or drain structure is at an end of the second stack of nanowires or fin, the second epitaxial source or drain structure having a deeper dent therein.
    Type: Application
    Filed: June 27, 2023
    Publication date: January 2, 2025
    Inventors: Swapnadip GHOSH, Chiao-Ti HUANG, Amritesh RAI, Akitomo MATSUBAYASHI, Fariha KHAN, Anupama BOWONDER, Reken PATEL, Chi-Hing CHOI
  • Publication number: 20240332088
    Abstract: One or more transistors may have gate structures with differing sidewall slopes. The gate structures may be over stacks of channel regions in nanosheets (or nanoribbons or nanowires), and the differing gate profiles may correspond to differing electrical characteristics. Transistors with metal gate structures may be tuned by strategically etching the gate structures, for example, using lower etch powers, higher etch temperatures, and/or longer etch durations, to achieve substantially vertical gate profiles.
    Type: Application
    Filed: March 31, 2023
    Publication date: October 3, 2024
    Applicant: Intel Corporation
    Inventors: Reza Bayati, Swapnadip Ghosh, Chiao-Ti Huang, Matthew Prince, Jeffrey Miles Tan, Ramy Ghostine, Anupama Bowonder
  • Publication number: 20240334669
    Abstract: An apparatus comprising a source or drain of a field effect transistor (FET), a first dielectric between a portion of the source or drain and a FET gate, the first dielectric comprising silicon nitride, and a second dielectric above at least a portion of the first dielectric, the second dielectric comprising silicon oxide doped with at least one of oxygen or carbon, the second dielectric having a dielectric constant lower than the first dielectric.
    Type: Application
    Filed: March 31, 2023
    Publication date: October 3, 2024
    Applicant: Intel Corporation
    Inventors: Chiao-Ti Huang, Akitomo Matsubayashi, Brian Greene, Chung-Hsun Lin
  • Publication number: 20240321859
    Abstract: An IC device may include an array of transistors. The transistors may have separate gate electrodes. A gate electrode may include polysilicon. The gate electrodes may be separated from each other by one or more electrical insulators. The separated gate electrodes have shorter lengths, compared with connected gate electrodes, which can optimize the performance of the IC device due to local layout effect. Also, the IC device may include conductive structures crossing the support structures of multiple transistors. Such conductive structures may cause strain in the IC device, which can boost the local layout effect. The conductive structures may be insulated from a power plane. Alternatively or additionally, the IC device may include dielectric structures, which may be formed by removing gate electrodes in some of the transistors and providing a dielectric material into the openings. The presence of the dielectric structures can further boost the local layout effect.
    Type: Application
    Filed: March 22, 2023
    Publication date: September 26, 2024
    Applicant: Intel Corporation
    Inventors: Tao Chu, Minwoo Jang, Yanbin Luo, Paul Packan, Guowei Xu, Chiao-Ti Huang, Robin Chao, Feng Zhang, Anand S. Murthy, Tahir Ghani