Patents by Inventor Chih-Lin Chen
Chih-Lin Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20250104191Abstract: A detecting system includes a camera and a processor. The camera is configured to capture a first target object to generate a first image and is configured to capture a second target object different from the first target object to generate a second image. The processor is configured to detect the first image by using a first model to generate a first result and is configured to train the first model by using the first result. When the processor trains the first model by using the first result, the camera captures the second target object. After the camera captures the second target object, the processor further trains the first model by using the second image.Type: ApplicationFiled: December 15, 2023Publication date: March 27, 2025Inventors: Gan-Lin CHEN, Chun-Lin CHIEN, Chih-Chung CHIU, Chih-Ping HO
-
Patent number: 12262479Abstract: The present invention relates to an extension structure of flexible substrates with conductive wires thereon. In a first embodiment, three flexible substrates are prepared, each having multiple conductive wires configured on their front surfaces. The third flexible substrate is flipped over, with its conductive wires facing downwards, and bonded across a boundary formed by the first and second flexible substrates. As a result, the corresponding conductive wires between the first and second flexible substrates are electrically coupled with each other through being physically pressed by corresponding conductive wires in the third flexible substrate.Type: GrantFiled: March 16, 2023Date of Patent: March 25, 2025Assignee: UNEO INC.Inventors: Chih-Sheng Hou, Chia-Hung Chou, Hsin-Lin Yu, Si-Wei Chen, Chueh Chiang
-
Publication number: 20250098293Abstract: A first gate-all-around (GAA) transistor and a second GAA transistor may be formed on a substrate. The first GAA transistor includes at least one silicon plate, a first gate structure, a first source region, and a first drain region. The second GAA transistor includes at least one silicon-germanium plate, a second gate structure, a second source region, and a second drain region. The first GAA transistor may be an n-type field effect transistor, and the second GAA transistor may be a p-type field effect transistor. The gate electrodes of the first gate structure and the second gate structure may include a same conductive material. Each silicon plate and each silicon-germanium plate may be single crystalline and may have a same crystallographic orientation for each Miller index.Type: ApplicationFiled: December 6, 2024Publication date: March 20, 2025Inventors: Shi Ning JU, Kuo-Cheng CHIANG, Chih-Hao WANG, Kuan-Lun CHENG, Guan-Lin CHEN
-
Patent number: 12253506Abstract: A method of building upstream-and-downstream configuration of sensors includes determining two sets of geographic position data of a target sensor and a candidate sensor, obtaining pollution-associated periods according to pieces of flow field data, the sets of geographic position data and pieces of target sensing data of the target sensor to determine a pollution-associated period, calculating a correlation between target sensing data obtained by the target sensor during the pollution-associated period and candidate sensing data obtained by the candidate sensor during the associated air pollution period to obtain sensor correlations, and determining the target sensor and the candidate sensor having a upstream-and-downstream relationship with the candidate sensor being used as a satellite sensor of the target sensor when a quantity ratio of sensor correlations being larger than or equal to a correlation threshold is larger than or equal to a default ratio.Type: GrantFiled: October 19, 2022Date of Patent: March 18, 2025Assignee: INDUSTRIAL TECHNOLOGY RESEARCH INSTITUTEInventors: Yu-Lin Wang, Guang-Huei Gu, Chih-Jen Chen
-
Publication number: 20250089348Abstract: A semiconductor device includes a bipolar junction transistor (BJT) structure including emitters in a first well having a first conductive type, collectors in respective second wells, the second wells having a second conductive type different from the first conductive type and being spaced apart from each other with the first well therebetween, and bases in the first well and between the emitters and the collectors. The BJT structure includes active regions having different widths that form the emitters, the collectors, and the bases.Type: ApplicationFiled: November 21, 2024Publication date: March 13, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chia-Chung CHEN, Szu-Lin LIU, Jaw-Juinn HORNG, Hui-Zhong ZHUANG, Chih-Liang CHEN, Ya Yun LIU
-
Patent number: 12249621Abstract: Semiconductor structures and methods for manufacturing the same are provided. The semiconductor structure includes a substrate and first channel structures and second channel structures formed over the substrate. The semiconductor structure also includes a dielectric fin structure formed between the first channel structures and the second channel structures. In addition, the dielectric fin structure includes a core portion and first connecting portions connected to the core portion. The semiconductor structure also includes a gate structure including a first portion. In addition, the first portion of the gate structure is formed around the first channel structures and covers the first connecting portions of the dielectric fin structure.Type: GrantFiled: February 23, 2022Date of Patent: March 11, 2025Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Guan-Lin Chen, Jung-Chien Cheng, Kuo-Cheng Chiang, Shi-Ning Ju, Chih-Hao Wang
-
Publication number: 20250079414Abstract: An electronic package module and a method for fabrication of the same are provided. The method includes providing an electronic component assembly and a circuit substrate. The electronic component assembly includes two electronic components and a conductive structure. The electronic components are connected to each other through a conductive adhesive material, while the electronic components are connected to the conductive structure through another conductive adhesive material. A soldering material is formed on the circuit substrate, and the electronic component assembly is disposed on the soldering material. The melting points of the conductive adhesive materials are higher than the melting point of the soldering material. As a result, the conductive adhesive materials are prevented from failure during the soldering process, and thus the process yield is improved.Type: ApplicationFiled: January 16, 2024Publication date: March 6, 2025Inventors: KUO-HSIEN LIAO, LI-CHENG SHEN, HUNG-YI TSAI, CHAO-HSUAN WANG, CHUN-MING CHEN, TAI-LIN WU, CHIH-SHIEN CHEN, PING-CHI HUNG
-
Publication number: 20250081730Abstract: A display may include an array of pixels such as light-emitting diode pixels. The pixels may include multiple circuitry decks that each include one or more circuit components such as transistors, capacitors, and/or resistors. The circuitry decks may be vertically stacked. Each circuitry deck may include a planarization layer formed from a siloxane material that conforms to underlying components and provides a planar upper surface. In this way, circuitry components may be vertically stacked to mitigate the size of each pixel footprint. The circuitry components may include capacitors that include both a high-k dielectric layer and a low-k dielectric layer. The display pixel may include a via with a width of less than 1 micron.Type: ApplicationFiled: June 26, 2024Publication date: March 6, 2025Inventors: Andrew Lin, Alper Ozgurluk, Chao Liang Chien, Cheuk Chi Lo, Chia-Yu Chen, Chien-Chung Wang, Chih Pang Chang, Chih-Hung Yu, Chih-Wei Chang, Chin Wei Hsu, ChinWei Hu, Chun-Kai Tzeng, Chun-Ming Tang, Chun-Yao Huang, Hung-Che Ting, Jung Yen Huang, Lungpao Hsin, Shih Chang Chang, Tien-Pei Chou, Wen Sheng Lo, Yu-Wen Liu, Yung Da Lai
-
Patent number: 12243966Abstract: A light-emitting device comprises a semiconductor stack emitting a light with a peak wavelength ?; and a light field adjustment layer formed on the semiconductor stack, wherein the light field adjustment layer comprises a plurality of first layers and a plurality of second layers alternately stacked on top of each other, the plurality of first layers each comprises a first optical thickness, and the plurality of second layers each comprises a second optical thickness.Type: GrantFiled: June 22, 2021Date of Patent: March 4, 2025Assignee: EPISTAR CORPORATIONInventors: Heng-Ying Cho, Li-Yu Shen, Chih-Hao Chen, Keng-Lin Chuang
-
Publication number: 20250072052Abstract: A device includes a transistor. The transistor includes a plurality of stacked channels, a source/drain region coupled to the stacked channels, and a gate metal wrapped around the stacked channels. The transistor includes a plurality of inner spacers, each inner spacer being positioned laterally between the gate metal and the source/drain region and including a gap and an inner spacer liner layer between the gate metal and the source/drain region.Type: ApplicationFiled: January 11, 2024Publication date: February 27, 2025Inventors: Chun Yi CHOU, Guan-Lin CHEN, Shi Ning JU, Kuo-Cheng CHIANG, Chih-Hao WANG
-
Publication number: 20250069881Abstract: Embodiments are directed to a method for minimizing electrostatic charges in a semiconductor substrate. The method includes depositing photoresist on a semiconductor substrate to form a photoresist layer on the semiconductor substrate. The photoresist layer is exposed to radiation. The photoresist layer is developed using a developer solution. The semiconductor substrate is cleaned with a first cleaning liquid to wash the developer solution from the photoresist layer. A tetramethylammonium hydroxide (TMAH) solution is applied to the semiconductor substrate to reduce charges accumulated in the semiconductor substrate.Type: ApplicationFiled: November 7, 2024Publication date: February 27, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Wei-Lin CHANG, Chih-Chien WANG, Chihy-Yuan CHENG, Sz-Fan CHEN, Chien-Hung LIN, Chun-Chang CHEN, Ching-Sen KUO, Feng-Jia SHIU
-
Publication number: 20250062194Abstract: A semiconductor device includes a first conductive layer, a second conductive layer, a third conductive layer, a first organic layer, a first inorganic layer and a first silicon-containing layer. The third conductive layer is disposed between and electrically isolated from the first conductive layer and the second conductive layer. The first organic layer continuously covers the first conductive layer and the third conductive layer. The first inorganic layer is disposed over the first organic layer. The first silicon-containing layer is inserted between the first organic layer and the first inorganic layer, wherein the second conductive layer is disposed on and disposed in the first organic layer, the first silicon-containing layer and the first inorganic layer, to electrically connect to the first conductive layer.Type: ApplicationFiled: November 4, 2024Publication date: February 20, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Cheng-Lung Yang, Chih-Hung Su, Chen-Shien Chen, Hon-Lin Huang, Kun-Ming Tsai, Wei-Je Lin
-
Patent number: 12230744Abstract: A light-emitting device includes a substrate including a top surface, a first side surface and a second side surface, wherein the first side surface and the second side surface of the substrate are respectively connected to two opposite sides of the top surface of the substrate; a semiconductor stack formed on the top surface of the substrate, the semiconductor stack including a first semiconductor layer, a second semiconductor layer, and an active layer formed between the first semiconductor layer and the second semiconductor layer; a first electrode pad formed adjacent to a first edge of the light-emitting device; and a second electrode pad formed adjacent to a second edge of the light-emitting device, wherein in a top view of the light-emitting device, the first edge and the second edge are formed on different sides or opposite sides of the light-emitting device, the first semiconductor layer adjacent to the first edge includes a first sidewall directly connected to the first side surface of the substrate,Type: GrantFiled: September 20, 2023Date of Patent: February 18, 2025Assignee: EPISTAR CORPORATIONInventors: Chao-Hsing Chen, Cheng-Lin Lu, Chih-Hao Chen, Chi-Shiang Hsu, I-Lun Ma, Meng-Hsiang Hong, Hsin-Ying Wang, Kuo-Ching Hung, Yi-Hung Lin
-
Patent number: 12224481Abstract: A semiconductor device package includes a substrate and an antenna module. The substrate has a first surface and a second surface opposite to the first surface. The antenna module is disposed on the first surface of the substrate with a gap. The antenna module has a support and an antenna layer. The support has a first surface facing away from the substrate and a second surface facing the substrate. The antenna layer is disposed on the first surface of the support. The antenna layer has a first antenna pattern and a first dielectric layer.Type: GrantFiled: March 7, 2023Date of Patent: February 11, 2025Assignee: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Cheng-Lin Ho, Chih-Cheng Lee, Chun Chen Chen, Yuanhao Yu
-
Publication number: 20250048612Abstract: An integrated circuit (IC) device has a memory region in which a plurality of memory cells is implemented. Each of the memory cells has a first dimension in a first horizontal direction. The IC device includes an edge region bordering the memory cell region in the first horizontal direction. The edge region has a second dimension in the first horizontal direction. The second dimension is less than or equal to about 4 times the first dimension. The IC device is formed by revising a first IC layout to generate a second IC layout. The second IC layout is generated by shrinking a dimension of the edge region in the first horizontal direction.Type: ApplicationFiled: January 4, 2024Publication date: February 6, 2025Inventors: Jui-Lin Chen, Feng-Ming Chang, Ping-Wei Wang, Yu-Bey Wu, Chih-Ching Wang
-
Publication number: 20250042068Abstract: A method for processing a curved plastic panel is to first form a hard coating layer, an optical function layer, and a printing layer on a flat plastic substrate, and then cut it into a predetermined shape, and then use a hot pressing and curving device to perform a hot pressing and curving process to the flat plastic substrate in order to make it becoming a curved plastic substrate. The hot pressing and curving device can simultaneously perform hot pressing during the heating process, and has the functions of real-time monitoring of the local temperature and the local curvature forming state, and then feedback to the local heating and curvature forming mechanism for adjustments. The monitoring of temperature and curvature can be divided into multiple stages, which can be monitored stage by stage and adjusted for heating or curvature forming to improve production yield.Type: ApplicationFiled: October 20, 2024Publication date: February 6, 2025Applicant: ENFLEX CORPORATIONInventors: Hsin Yuan CHEN, Chih Teng KU, Jui Lin HSU, Chun Kai WANG, Yu Ling CHIEN
-
Publication number: 20250040235Abstract: A method for manufacturing an integrated circuit device is provided. The method includes depositing an epitaxial stack comprising alternative first and second semiconductor layers over a semiconductor substrate; patterning the epitaxial stack to form first and second semiconductor fins; removing the first semiconductor layers in the first and second semiconductor fins, while leaving a first set of the second semiconductor layers in the first semiconductor fin and a second set of the second semiconductor layers in the second semiconductor fin; forming a gate dielectric layer around the first and second sets of the second semiconductor layers; depositing a gate metal layer over the gate dielectric layer; etching a recess in the gate metal layer and between the first and second sets of the second semiconductor layers, wherein the gate metal layer has a first portion below the recess; and forming a dielectric feature in the recess.Type: ApplicationFiled: July 25, 2023Publication date: January 30, 2025Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Guan-Lin Chen, Kuo-Cheng Chiang, Jung-Chien Cheng, Shi Ning Ju, Chih-Hao Wang
-
Publication number: 20250020857Abstract: A light-guide sunroof assembly comprises a plastic substrate and a light source module furnished besides the plastic substrate. An outer layer of the plastic substrate is added with dye to form a colored background. A plurality of light-guide microstructures is furnished on the plastic substrate to guide the light generated by the light source module toward an inner surface of the plastic substrate. Thereby, the light generated by the light source module is guided by the plastic substrate and then ejects out of the inner surface of plastic substrate, so as to provide a light decoration or lighting effect that enriches the visual experience. Moreover, the plastic substrate is first formed into a curved plastic plate through a hot pressing process, and then a connecting structure is formed and fixed on the plastic plate by an insert-molding injection process, in order to replace the traditional car sunroof mechanism which is assembled by glass plate bonded with metal connecting parts.Type: ApplicationFiled: September 28, 2024Publication date: January 16, 2025Applicant: ENFLEX CORPORATIONInventors: Jyh Horng WANG, Hsin Yuan CHEN, Jui Lin HSU, Chih Teng KU, Lung Hsiang PENG
-
Patent number: 12062641Abstract: An integrated circuit includes a first semiconductor wafer, a second semiconductor wafer, a first interconnect structure, a first through substrate via, and an under bump metallurgy (UBM) layer. The first semiconductor wafer has a first side of the first semiconductor wafer. The second semiconductor wafer is coupled to the first semiconductor wafer, and is over the first semiconductor wafer. The second semiconductor wafer has a first device in a first side of the second semiconductor wafer. The first interconnect structure is on a second side of the first semiconductor wafer opposite from the first side of the first semiconductor wafer. The first interconnect structure includes an inductor below the first semiconductor wafer. The first through substrate via extends through the first semiconductor wafer. The first through substrate via electrically couples the inductor to at least the first device. The UBM layer is on a surface of the first interconnect structure.Type: GrantFiled: May 23, 2023Date of Patent: August 13, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Chih-Lin Chen, Hui-Yu Lee, Fong-Yuan Chang, Po-Hsiang Huang, Chin-Chou Liu
-
Publication number: 20240176373Abstract: The present disclosure provides a voltage monitor and a semiconductor device including the voltage monitor. The voltage monitor includes a first voltage-to-digital converter (VDC), a second VDC, a first digital-to-binary converter (DBC), a second DBC, and an adder. The first VDC is configured to generate a first digital signal in response to a clock signal, and the second VDC is configured to generate a second digital signal in response to the clock signal. The first DBC is connected to the first VDC, and configured to convert the first digital signal to a first binary signal. The second DBC is connected to the second VDC, and configured to convert the second digital signal to a second binary signal. The adder is connected to the first DBC and the second DBC, and configured to combine the first binary signal and the second binary signal into an output signal.Type: ApplicationFiled: January 15, 2023Publication date: May 30, 2024Inventors: CHIH-LIN CHEN, CHUNG-SHENG YUAN