Patents by Inventor Chih-Ming Chung
Chih-Ming Chung has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7565737Abstract: A package substrate for carrying a chip with a plurality of bumps thereon is provided. The package substrate includes a first substrate, and an interposer. The first substrate has a first circuit layer disposed on a surface thereof. The interposer includes a second substrate and a second circuit layer formed thereon. The second circuit layer comprises a plurality of bonding pads and traces. The traces are electrically connected to the corresponding bonding pads. Furthermore, the bonding pads are used for being connected to the bumps. The second circuit layer of the interposer is physically and electrically connected to the first circuit layer of the first substrate, and the second substrate and the first substrate are made of different materials.Type: GrantFiled: November 30, 2007Date of Patent: July 28, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung
-
Patent number: 7482200Abstract: A process for fabricating a chip package structure with the following steps is provided. First, a chip having an active surface is provided. A plurality of solder bumps is disposed on the active surface. Then, a polymer material including flux is placed on the surface of the solder bumps by a dipping process. The chip is disposed on a carrier such that the carrier is in contact with the solder bumps. A reflow process is carried out so that the chip and the carrier are electrically connected through the solder bumps and a plurality of supporting structures made from the polymer material are formed around the junctions between the solder bumps and the carrier. The supporting structures enhance the endurance of the solder bumps to thermal stress and reduce damage due to fatigue.Type: GrantFiled: July 17, 2007Date of Patent: January 27, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung
-
Patent number: 7375435Abstract: A chip package structure comprising a substrate, a chip, a plurality of bumps, some buffer material and some encapsulation is provided. The substrate has a first surface and a corresponding second surface. The chip has an active surface and a back surface. The bumps are disposed between the active surface of the chip and the first surface of the substrate. The buffer material is disposed on the back surface of the chip. The encapsulation is disposed over the first surface of the substrate to enclose the chip and the buffer material.Type: GrantFiled: February 24, 2005Date of Patent: May 20, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Meng-Jen Wang, Chih-Ming Chung
-
Publication number: 20080066302Abstract: A package substrate for carrying a chip with a plurality of bumps thereon is provided. The package substrate includes a first substrate, and an interposer. The first substrate has a first circuit layer disposed on a surface thereof. The interposer includes a second substrate and a second circuit layer formed thereon. The second circuit layer comprises a plurality of bonding pads and traces. The traces are electrically connected to the corresponding bonding pads. Furthermore, the bonding pads are used for being connected to the bumps. The second circuit layer of the interposer is physically and electrically connected to the first circuit layer of the first substrate, and the second substrate and the first substrate are made of different materials.Type: ApplicationFiled: November 30, 2007Publication date: March 20, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Chih-Ming Chung
-
Patent number: 7327018Abstract: A package substrate for carrying a chip with a plurality of bumps thereon is provided. The package substrate includes a first substrate, and an interposer. The first substrate has a first circuit layer disposed on a surface thereof. The interposer includes a second substrate and a second circuit layer formed thereon. The second circuit layer comprises a plurality of bonding pads and traces. The traces are electrically connected to the corresponding bonding pads. Furthermore, the bonding pads are used for being connected to the bumps. The second circuit layer of the interposer is physically and electrically connected to the first circuit layer of the first substrate, and the second substrate and the first substrate are made of different materials.Type: GrantFiled: October 12, 2005Date of Patent: February 5, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung
-
Publication number: 20070259481Abstract: A process for fabricating a chip package structure with the following steps is provided. First, a chip having an active surface is provided. A plurality of solder bumps is disposed on the active surface. Then, a polymer material including flux is placed on the surface of the solder bumps by a dipping process. The chip is disposed on a carrier such that the carrier is in contact with the solder bumps. A reflow process is carried out so that the chip and the carrier are electrically connected through the solder bumps and a plurality of supporting structures made from the polymer material are formed around the junctions between the solder bumps and the carrier. The supporting structures enhance the endurance of the solder bumps to thermal stress and reduce damage due to fatigue.Type: ApplicationFiled: July 17, 2007Publication date: November 8, 2007Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventor: Chih-Ming Chung
-
Patent number: 7262510Abstract: A process for fabricating a chip package structure with the following steps is provided. First, a chip having an active surface is provided. A plurality of solder bumps is disposed on the active surface. Then, a polymer material including flux is placed on the surface of the solder bumps by a dipping process. The chip is disposed on a carrier such that the carrier is in contact with the solder bumps. A reflow process is carried out so that the chip and the carrier are electrically connected through the solder bumps and a plurality of supporting structures made from the polymer material are formed around the junctions between the solder bumps and the carrier. The supporting structures enhance the endurance of the solder bumps to thermal stress and reduce damage due to fatigue.Type: GrantFiled: July 15, 2005Date of Patent: August 28, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung
-
Publication number: 20070085218Abstract: A flip chip package structure is provided. A chip is electrically connected to a substrate. A heat sink is attached to the backside of the chip. The heat sink has at least a through hole located at a peripheral region and laterally adjacent to the chip. A dispensing process is carried out to deliver an underfill material via the through hole such that the space between the chip and the substrate is filled. The underfill material also extends to cover a portion of the heat sink so that the heat sink and the substrate are connected together. The underfill material is cured to fix the heat sink, the substrate and the chip in position.Type: ApplicationFiled: November 24, 2006Publication date: April 19, 2007Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yu-Wen Chen, Chih-Ming Chung, Chi-Hao Chiu
-
Publication number: 20070052082Abstract: A multi-chip package structure including a carrier, a first chip having an active surface and a rear surface, multiple bumps, a second chip, multiple first bonding wires, a package unit disposed above the first chip, a spacer disposed between the package unit and the first chip, multiple second bonding wires, and an encapsulant is provided. The bumps are disposed between the active surface and the carrier to electrically connect the first chip and the carrier. The second chip is disposed on the rear surface of the first chip. The first bonding wires electrically connect the second chip and the carrier. The second bonding wires electrically connect the package unit and the carrier. The encapsulant is disposed on the carrier to encapsulate the first chip, the second chip, at least a portion of the package unit, the bumps, the spacer, the first bonding wires and the second bonding wires.Type: ApplicationFiled: January 12, 2006Publication date: March 8, 2007Inventors: Cheng-Yin Lee, Chih-Ming Chung, Wen-Pin Huang
-
Patent number: 7163840Abstract: A flip chip package structure and manufacturing method thereof is provided. A chip is electrically connected to a substrate. A heat sink is attached to the backside of the chip. The heat sink has at least a through hole located at a peripheral region and laterally adjacent to the chip. A dispensing process is carried out to deliver an underfill material via the through hole such that the space between the chip and the substrate is filled. The underfill material also extends to cover a portion of the heat sink so that the heat sink and the substrate are connected together. The underfill material is cured to fix the heat sink, the substrate and the chip in position.Type: GrantFiled: May 17, 2004Date of Patent: January 16, 2007Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yu-Wen Chen, Chih-Ming Chung, Chi-Hao Chiu
-
Publication number: 20060281223Abstract: The invention achieves the above-identified object by providing a packaging, comprising steps of: (a) providing an integrated circuit unit having an active surface, a plurality of bumps disposed thereon; (b) providing a substrate having a first surface and a second surface, a plurality of pads disposed on the first surface, a metal layer formed on the second surface; (c) forming an integrated circuit assembly by connecting the bumps and pads; and (d) forming a plurality of metallic pieces by etching the metal layer.Type: ApplicationFiled: December 30, 2005Publication date: December 14, 2006Inventors: Chien Liu, Chih-Ming Chung
-
Patent number: 7125745Abstract: A multi-chip package substrate for both flip-chip bumping and wire-bonding applications comprises a substrate body having a top surface and a bottom surface. A plurality of bumping pads and a plurality of wire-bonding pads are formed on the top surface. The bumping pads are disposed on the top surface of the substrate body and a pre-solder material is formed on the bumped pads. The wire-bonding pads are disposed on the top surface of the substrate body and a Ni/Au layer is formed on the wire-bonding pads. In order to avoid the bumping pads and the wire-bonding pads from oxidation during packaging processes. The pre-solder material fully covers the bumping pads to avoid the Au intermetallics generated in a plurality of bumps on a bumped chip during packaging processes. The reliability of the multi-chip stacked package for both flip-chip bumping and wire-bonding applications will be greatly improved.Type: GrantFiled: April 28, 2004Date of Patent: October 24, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Kun-Ching Chen, Yi-Chuan Ding, Po-Jen Cheng, Chih-Ming Chung, Yun-Hsiang Tien
-
Patent number: 7098071Abstract: The present invention relates to a method for flip chip bonding by utilizing an interposer with embedded bumps. The method comprises (a) providing a first element having a first surface; (b) forming an interposer onto the first surface; (c) forming a plurality of openings on the interposer; (d) forming a plurality of bumps in the openings, wherein the height of the bumps is smaller than the depth of the openings; (e) providing a second element having a plurality of pre-solders; and (f) bonding the first surface onto the second element, so that the pre-solders are disposed in the openings and in contact with the bumps. As a result, the self-alignment between the pre-solders and the bumps can avoid the shift between the first element and the second element.Type: GrantFiled: May 24, 2005Date of Patent: August 29, 2006Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Ming-Lun Ho, Chih-Ming Chung
-
Publication number: 20060088953Abstract: The present invention relates to a method for flip chip bonding by utilizing an interposer with embedded bumps. The method comprises (a) providing a first element having a first surface; (b) forming an interposer onto the first surface; (c) forming a plurality of openings on the interposer; (d) forming a plurality of bumps in the openings, wherein the height of the bumps is smaller than the depth of the openings; (e) providing a second element having a plurality of pre-solders; and (f) bonding the first surface onto the second element, so that the pre-solders are disposed in the openings and in contact with the bumps. As a result, the self-alignment between the pre-solders and the bumps can avoid the shift between the first element and the second element.Type: ApplicationFiled: May 24, 2005Publication date: April 27, 2006Inventors: Ming-Lun Ho, Chih-Ming Chung
-
Publication number: 20060076659Abstract: A package substrate for carrying a chip with a plurality of bumps thereon is provided. The package substrate includes a first substrate, and an interposer. The first substrate has a first circuit layer disposed on a surface thereof. The interposer includes a second substrate and a second circuit layer formed thereon. The second circuit layer comprises a plurality of bonding pads and traces. The traces are electrically connected to the corresponding bonding pads. Furthermore, the bonding pads are used for being connected to the bumps. The second circuit layer of the interposer is physically and electrically connected to the first circuit layer of the first substrate, and the second substrate and the first substrate are made of different materials.Type: ApplicationFiled: October 12, 2005Publication date: April 13, 2006Inventor: Chih-Ming Chung
-
Publication number: 20060024863Abstract: A process for fabricating a chip package structure with the following steps is provided. First, a chip having an active surface is provided. A plurality of solder bumps is disposed on the active surface. Then, a polymer material including flux is placed on the surface of the solder bumps by a dipping process. The chip is disposed on a carrier such that the carrier is in contact with the solder bumps. A reflow process is carried out so that the chip and the carrier are electrically connected through the solder bumps and a plurality of supporting structures made from the polymer material are formed around the junctions between the solder bumps and the carrier. The supporting structures enhance the endurance of the solder bumps to thermal stress and reduce damage due to fatigue.Type: ApplicationFiled: July 15, 2005Publication date: February 2, 2006Inventor: Chih-Ming Chung
-
Publication number: 20050275080Abstract: The present invention relates to a multi-chip module package structure including a substrate with at least a slot, at least a first and a second chips and a molding compound. The first chip is larger than the second chip. The two chips are respectively disposed on two opposite surfaces of the substrate, while the slot exposes the bonding pads of the first chip. The bonding pads of the first chip are electrically connected to the top surface of the substrate by wire bonding. The second chip is electrically attached to the substrate by flip chip bonding or wire bonding. The molding compound at least covers the first and second chips and a portion of the substrate.Type: ApplicationFiled: May 26, 2004Publication date: December 15, 2005Inventor: Chih-Ming Chung
-
Publication number: 20050189633Abstract: A chip package structure comprising a substrate, a chip, a plurality of bumps, some buffer material and some encapsulation is provided. The substrate has a first surface and a corresponding second surface. The chip has an active surface and a back surface. The bumps are disposed between the active surface of the chip and the first surface of the substrate. The buffer material is disposed on the back surface of the chip. The encapsulation is disposed over the first surface of the substrate to enclose the chip and the buffer material.Type: ApplicationFiled: February 24, 2005Publication date: September 1, 2005Inventors: Meng-Jen Wang, Chih-Ming Chung
-
Patent number: 6921968Abstract: A stacked flip-chip package comprises a substrate having an opening, a back-to-face chip module, and an encapsulant. The back-to-face chip module is attached to the substrate and encapsulated by the encapsulant. The back-to-face chip module includes a first chip and a second chip. The first chip has a first active surface and a first back surface. Redistributed traces are formed on the first back surface. The second chip is flip-chip mounted on the first back surface of the first chip and electrically connected to the redistributed traces. A plurality of bumps connect the redistributed traces to the top surface of the substrate. Thus the second chip can be accommodated inside the opening and the redistributed traces are electrically connected to the second chip and the substrate so as to achieve fine pitch flip-chip mounting and improve the electrical performance and heat dissipation efficiency for the back-to-face chip module.Type: GrantFiled: April 30, 2004Date of Patent: July 26, 2005Assignee: Advance Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung
-
Publication number: 20050056933Abstract: A manufacturing method of a bumped wafer package mainly comprises providing a photosensitive adhesion layer over the active surface of the wafer, forming a plurality of openings in the photosensitive adhesion layer to expose the bonding pads on the active surface of the wafer through an exposure and development processes, forming a plurality of bumps in the openings through printing process and reflowing the bumps with keeping the photosensitive adhesion layer partially cured. In such a manner, the bumps can be well encapsulated in the photosensitive adhesion layer without gaps between the bumps and the photosensitive adhesion layer.Type: ApplicationFiled: September 17, 2004Publication date: March 17, 2005Applicant: Advanced Semiconductor Engineering, Inc.Inventor: Chih-Ming Chung