Patents by Inventor Chikara Kondo
Chikara Kondo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11948623Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: GrantFiled: August 15, 2022Date of Patent: April 2, 2024Assignee: Longitude Licensing LimitedInventor: Chikara Kondo
-
Patent number: 11922994Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: GrantFiled: July 25, 2022Date of Patent: March 5, 2024Assignee: Longitude Licensing LimitedInventor: Chikara Kondo
-
Publication number: 20230351063Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for signal encryption in high bandwidth memory. A high bandwidth memory (HBM) may include a mix of secure circuits and non-secure circuits, which are coupled to secure and non-secure registers respectively. Information may be communicated between the secure and non-secure registers along an interface. The information associated with the secure register may be encrypted. When information is written to the secure register, an encryption circuit in the HBM may first decrypt the information before it is written to the secure register. When information is read from the secure register, it may first be encrypted by the encryption circuit before it is provided along the interface.Type: ApplicationFiled: June 12, 2023Publication date: November 2, 2023Applicant: MICRON TECHNOLOGY, INC.Inventors: Chikara Kondo, Kazuhiro Kurihara
-
Patent number: 11720719Abstract: Apparatuses, systems, and methods for signal encryption in high bandwidth memory are described. A high bandwidth memory (HBM) may include a mix of secure circuits and non-secure circuits, which are coupled to secure and non-secure registers respectively. Information may be communicated between the secure and non-secure registers along an interface. The information associated with the secure register may be encrypted. When information is written to the secure register, an encryption circuit in the HBM may first decrypt the information before it is written to the secure register. When information is read from the secure register, it may first be encrypted by the encryption circuit before it is provided along the interface.Type: GrantFiled: October 1, 2019Date of Patent: August 8, 2023Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Kazuhiro Kurihara
-
Patent number: 11581056Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for direct access hybrid testing. A memory device, such as a high bandwidth memory (HBM) may include direct access terminals. During a testing procedure, test instructions may be provided to the memory through the direct access terminals. The test instructions include a data pointer which is associated with one of a plurality of test patterns pre-loaded in the memory and an address. The selected test pattern may be written to, and subsequently read from, the memory cells associated with the address. The read test pattern may be compared to the selected test pattern to generate result information. The test patterns may be loaded to the memory, and the result information may be read out from the memory, in an operational mode different than the operational mode in which the test instructions are provided.Type: GrantFiled: December 16, 2020Date of Patent: February 14, 2023Assignee: Micron Technology, Inc.Inventors: Chiaki Dono, Chikara Kondo, Roman A. Royer
-
Publication number: 20230029528Abstract: Methods for improving timing in memory devices are disclosed. A method may include sampling a data signal according to a clock signal to obtain a data sample; sampling the data signal according to an advanced clock signal to obtain an advanced data sample; and sampling the data signal according to a delayed clock signal to obtain a delayed data sample. The method may also include comparing the data sample with the advanced data sample and the delayed data sample and performing an action based on the comparison. The action may include selecting a data sample, selecting a clock signal and/or adjusting a clock signal. Associated devices and systems are also disclosed.Type: ApplicationFiled: July 26, 2021Publication date: February 2, 2023Inventors: Takehiro Hasegawa, Chikara Kondo, Yuan He, Hyunui Lee
-
Patent number: 11551746Abstract: Apparatuses, systems, and methods for faster memory access regions. A memory array may have a first bank which has a greater access speed than a second bank. For example the first bank may have a reduced read latency compared to the second bank. The first bank may have structural differences, such as reduced word line and/or reduced global input output (GIO) line length. In some embodiments, the first and second bank may have separate bank pad data buses, and data terminals. In some embodiments, they may share the bank pads data bus, and data terminals. In some embodiments, when an access command is received for the first (faster) bank while an access command to the second (slower) bank is still processing, the access to the faster bank may interrupt the access to the slower bank.Type: GrantFiled: November 19, 2020Date of Patent: January 10, 2023Assignee: Micron Technology, Inc.Inventors: Yuan He, Daigo Toyama, Chikara Kondo, Takehiro Hasegawa
-
Patent number: 11545210Abstract: Apparatuses, systems, and methods for fuse based device identification. A device may include a number of fuses which are used to encode permanent information on the device. The device may receive an identification request, and may generate an identification number based on the states of at least a portion of the fuses. For example, the device may include a hash generator, which may generate the identification number by using the fuse information as a seed for a hash algorithm.Type: GrantFiled: August 31, 2021Date of Patent: January 3, 2023Assignee: Micron Technology, Inc.Inventors: Yoshihito Morishita, Chikara Kondo
-
Publication number: 20220392517Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: ApplicationFiled: August 15, 2022Publication date: December 8, 2022Inventor: Chikara Kondo
-
Publication number: 20220358986Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: ApplicationFiled: July 25, 2022Publication date: November 10, 2022Inventor: Chikara Kondo
-
Patent number: 11417392Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: GrantFiled: February 22, 2021Date of Patent: August 16, 2022Assignee: LONGITUDE LICENSING LIMITEDInventor: Chikara Kondo
-
Patent number: 11398269Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: GrantFiled: January 4, 2021Date of Patent: July 26, 2022Assignee: LONGITUDE LICENSING LIMITEDInventor: Chikara Kondo
-
Publication number: 20220157372Abstract: Apparatuses, systems, and methods for faster memory access regions. A memory array may have a fiat bank which has a greater access speed than a second bank. For example the first bank may have a reduced read latency compared to the second bank. The first bank may have structural differences, such as reduced word line and/or reduced global input output (GIO) line length. In some embodiments, the first and second bank may have separate bank pad data buses, and data terminals. In some embodiments, they may share the bank pads data bus, and data terminals. In some embodiments, when an access command is received for the first (faster) bank while an access command to the second (slower) bank is still processing, the access to the faster bank may interrupt the access to the slower bank.Type: ApplicationFiled: November 19, 2020Publication date: May 19, 2022Applicant: MICRON TECHNOLOGY, INC.Inventors: Yuan He, Daigo Toyama, Chikara Kondo, Takehiro Hasegawa
-
Patent number: 11250903Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip including a memory cell array having a volatile memory cell and an access control circuit configured to perform a refresh operation on the volatile memory cell, and a second semiconductor chip including a power generator configured to supply a first power supply voltage to the first semiconductor chip. The access control circuit is configured to activate a first enable signal during the refresh operation. The second semiconductor chip is configured to change a capability of the power generator based on the first enable signal.Type: GrantFiled: March 6, 2020Date of Patent: February 15, 2022Assignee: Micron Technology, Inc.Inventors: Yuan He, Chikara Kondo, Daigo Toyama
-
Patent number: 11222708Abstract: Apparatuses and methods of sharing error correction memory on an interface chip are described. An example apparatus includes: at least one memory chip having a plurality of first memory cells and an interface chip coupled to the at least one memory chip and having a control circuit and a storage area. The control circuit detects one or more defective memory cells of the first memory cells of the at least one memory chip. The control circuit further stores first defective address information of the one or more defective memory cells of the first memory cells into the storage area. The interface chip responds to the first defective address information and an access request to access the storage area in place of the at least one memory chip when the access request has been provided with respect to the one or more defective memory cells of the first memory cells.Type: GrantFiled: August 9, 2019Date of Patent: January 11, 2022Assignee: Micron Technology, Inc.Inventors: Tomoyuki Shibata, Chikara Kondo, Hiroyuki Tanaka
-
Publication number: 20210390999Abstract: Apparatuses, systems, and methods for fuse based device identification. A device may include a number of fuses which are used to encode permanent information on the device. The device may receive an identification request, and may generate an identification number based on the states of at least a portion of the fuses. For example, the device may include a hash generator, which may generate the identification number by using the fuse information as a seed for a hash algorithm.Type: ApplicationFiled: August 31, 2021Publication date: December 16, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Yoshihito Morishita, Chikara Kondo
-
Patent number: 11152052Abstract: Apparatuses, systems, and methods for fuse based device identification. A device may include a number of fuses which are used to encode permanent information on the device. The device may receive an identification request, and may generate an identification number based on the states of at least a portion of the fuses. For example, the device may include a hash generator, which may generate the identification number by using the fuse information as a seed for a hash algorithm.Type: GrantFiled: June 3, 2020Date of Patent: October 19, 2021Assignee: Micron Technology, Inc.Inventors: Yoshihito Morishita, Chikara Kondo
-
Patent number: 11120849Abstract: Apparatuses and methods of data communication between semiconductor chips are described. An example apparatus includes: a first semiconductor chip and a second semiconductor chips that are stacked with each other via through substrate vias (TSVs) provided in one of the first semiconductor chip and the second semiconductor chip. The first semiconductor chip and the second semiconductor chips communicate with each other by use of data bus inversion data that have been encoded using a DBI algorithm.Type: GrantFiled: July 1, 2019Date of Patent: September 14, 2021Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Chiaki Dono
-
Patent number: 11067628Abstract: Disclosed herein are systems, methods, and devices that enable access to a first interface control circuit via test probes of a second interface. In some embodiments a memory device includes a first interface including first ports that are inaccessible to a test probe. The memory device also includes a first interface control circuit configured to control operation of the first interface. The memory device further includes a second interface including second ports. At least a portion of the second ports include test pads that are accessible to the test probe. In addition, the memory device includes a multiplexer configured to operably couple the first interface and at least a portion of the second interface to the first interface control circuit. The multiplexer is configured to selectively enable test probe access to the first interface control circuit via the test pads.Type: GrantFiled: September 20, 2019Date of Patent: July 20, 2021Assignee: Micron Technology, Inc.Inventors: Chiaki Dono, Chikara Kondo, Ryo Fujimaki
-
Publication number: 20210193212Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: ApplicationFiled: January 4, 2021Publication date: June 24, 2021Inventor: Chikara Kondo