Patents by Inventor Chikara Kondo
Chikara Kondo has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20210182065Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for in-line no operation (NOP) repeat commands. An algorithmic pattern generator (APG) may be loaded with a set of instructions. A line of the instructions may include an active command and an NOP repeat command. The active command may be a command to be provided by the APG when the line of instruction is executed. The NOP repeat command may be a value which indicates a number of times that an NOP command should be issued after the active command when the line of instruction is executed. The APG may include an NOP controller circuit (and/or phase controller circuit) which determines when the next active command should be provided based, in part, on a count of the number of times that an NOP command is issued.Type: ApplicationFiled: December 16, 2019Publication date: June 17, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Chikara Kondo, Roman A. Royer
-
Publication number: 20210174864Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: ApplicationFiled: February 22, 2021Publication date: June 10, 2021Inventor: Chikara Kondo
-
Publication number: 20210104293Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for direct access hybrid testing. A memory device, such as a high bandwidth memory (HBM) may include direct access terminals. During a testing procedure, test instructions may be provided to the memory through the direct access terminals. The test instructions include a data pointer which is associated with one of a plurality of test patterns pre-loaded in the memory and an address. The selected test pattern may be written to, and subsequently read from, the memory cells associated with the address. The read test pattern may be compared to the selected test pattern to generate result information. The test patterns may be loaded to the memory, and the result information may be read out from the memory, in an operational mode different than the operational mode in which the test instructions are provided.Type: ApplicationFiled: December 16, 2020Publication date: April 8, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Chiaki Dono, Chikara Kondo, Roman A. Royer
-
Publication number: 20210097209Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for signal encryption in high bandwidth memory. A high bandwidth memory (HBM) may include a mix of secure circuits and non-secure circuits, which are coupled to secure and non-secure registers respectively. Information may be communicated between the secure and non-secure registers along an interface. The information associated with the secure register may be encrypted. When information is written to the secure register, an encryption circuit in the HBM may first decrypt the information before it is written to the secure register. When information is read from the secure register, it may first be encrypted by the encryption circuit before it is provided along the interface.Type: ApplicationFiled: October 1, 2019Publication date: April 1, 2021Applicant: MICRON TECHNOLOGY, INC.Inventors: Chikara Kondo, Kazuhiro Kurihara
-
Publication number: 20210088583Abstract: Disclosed herein are systems, methods, and devices that enable access to a first interface control circuit via test probes of a second interface. In some embodiments a memory device includes a first interface including first ports that are inaccessible to a test probe. The memory device also includes a first interface control circuit configured to control operation of the first interface. The memory device further includes a second interface including second ports. At least a portion of the second ports include test pads that are accessible to the test probe. In addition, the memory device includes a multiplexer configured to operably couple the first interface and at least a portion of the second interface to the first interface control circuit. The multiplexer is configured to selectively enable test probe access to the first interface control circuit via the test pads.Type: ApplicationFiled: September 20, 2019Publication date: March 25, 2021Inventors: Chiaki Dono, Chikara Kondo, Ryo Fujimaki
-
Patent number: 10943625Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: GrantFiled: December 19, 2019Date of Patent: March 9, 2021Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 10937518Abstract: Apparatuses including a test interface circuit that is configured to merge multiple independent traffic streams generated from individual algorithmic pattern generators (APGs) for communication with a memory device over a shared memory interface. The combination of multiple independent traffic streams, each with their own looping sequences and command timings, may generate a large set of random command sequences. The test interface circuit may include an arbiter circuit that merges a first independent traffic stream from a first APG and a second independent traffic stream from a second APG. Each of the first and second independent traffic streams are directed to different semi-independently-accessible portions of the memory device. The memory device may include a hybrid memory cube having independently accessible vaults or a high bandwidth memory device having independently accessible channels, in some examples.Type: GrantFiled: December 12, 2018Date of Patent: March 2, 2021Assignee: Micron Technology, Inc.Inventors: Roman A. Royer, Chikara Kondo, Chiaki Dono
-
Patent number: 10930338Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: GrantFiled: March 13, 2020Date of Patent: February 23, 2021Assignee: LONGITUDE LICENSING LIMITEDInventor: Chikara Kondo
-
Patent number: 10915487Abstract: Apparatus and methods structured with respect to a data bus having a number of data lines and a number of shield lines can be implemented in a variety of applications. Such apparatus and methods can include driver and receiver circuits that operate to generate and/or decode a data bit inversion signal associated with data propagated on data lines of the data bus. The driver and receiver circuits may be arranged to operate on a two bit basis to interface with the data bus having data lines grouped with respect to the two bits with shield lines for the respective two bit data lines.Type: GrantFiled: August 28, 2019Date of Patent: February 9, 2021Assignee: Micron Technology, Inc.Inventors: Akinori Funahashi, Chikara Kondo
-
Patent number: 10896738Abstract: Embodiments of the disclosure are drawn to apparatuses, systems, and methods for direct access hybrid testing. A memory device, such as a high bandwidth memory (HBM) may include direct access terminals. During a testing procedure, test instructions may be provided to the memory through the direct access terminals. The test instructions include a data pointer which is associated with one of a plurality of test patterns pre-loaded in the memory and an address. The selected test pattern may be written to, and subsequently read from, the memory cells associated with the address. The read test pattern may be compared to the selected test pattern to generate result information. The test patterns may be loaded to the memory, and the result information may be read out from the memory, in an operational mode different than the operational mode in which the test instructions are provided.Type: GrantFiled: October 2, 2019Date of Patent: January 19, 2021Assignee: Micron Technology, Inc.Inventors: Chiaki Dono, Chikara Kondo, Roman A. Royer
-
Patent number: 10885969Abstract: Disclosed herein is a semiconductor device that includes an access control circuit generating an internal command based on a verification result signal and an external command. The external command indicates at least one of a first command that enables the access control circuit to access a first circuit and a second command that enables the access control circuit not to access the first circuit or enables the access control circuit to maintain a current state of the first circuit. The access control circuit, when the verification result signal indicates a first logic level, generates the internal command based on the external command. The access control circuit, when the verification result signal indicates a second logic level, generates the internal command that corresponds to a second command even if the external command indicates a first command.Type: GrantFiled: December 10, 2019Date of Patent: January 5, 2021Assignee: LONGITUDE LICENSING LIMITEDInventor: Chikara Kondo
-
Patent number: 10839889Abstract: Apparatuses and methods for providing clocks to data paths are disclosed. An example apparatus includes a first circuit in a data path, a second circuit in the data path, and a multiplexer. The first circuit is configured to provide data based on a first clock and the second circuit is configured to receive the data and provide the data based on a second clock. The multiplexer is configured to provide a third clock as the second clock for some test operations and further configured to provide the first clock as the second clock for other test operations. A timing of the first clock is adjusted for the first circuit during the test operations.Type: GrantFiled: October 2, 2019Date of Patent: November 17, 2020Assignee: Micron Technology, Inc.Inventors: Hyunui Lee, Chiaki Dono, Chikara Kondo
-
Patent number: 10714206Abstract: Apparatuses including an interface chip that interfaces with dice through memory channels are described. An example apparatus includes: an interface chip that interfaces with a plurality of dice through a plurality of memory channels, each of the dice comprising a plurality of memory cells, and the interface chip comprising a test circuit. The test circuit includes: first and second terminals corresponding to the first and second memory channels respectively; a test terminal and a built in self test (BIST) circuit common to the first and second memory channels; and a selector coupled to the first and second terminals, the test terminal and the BIST circuit, and couples a first selected one of the first terminal, the test terminal and the BIST circuit to the first channel and a second selected one of the second terminal, the test terminal and the BIST circuit to the second channel.Type: GrantFiled: December 6, 2017Date of Patent: July 14, 2020Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Ryota Suzuki
-
Publication number: 20200219554Abstract: A method for writing a mode register in a semiconductor device, the method includes receiving a mode register command and a mode signal; generating a first mode register setting signal; delaying the first mode register setting signal in a first latency shifter to provide a second mode register setting signal; receiving a data signal in synchronization with the second mode register setting signal; and writing the mode signal to the mode register only if the received data signal has a first logic level.Type: ApplicationFiled: March 13, 2020Publication date: July 9, 2020Inventor: Chikara Kondo
-
Publication number: 20200211617Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip including a memory cell array having a volatile memory cell and an access control circuit configured to perform a refresh operation on the volatile memory cell, and a second semiconductor chip including a power generator configured to supply a first power supply voltage to the first semiconductor chip. The access control circuit is configured to activate a first enable signal during the refresh operation. The second semiconductor chip is configured to change a capability of the power generator based on the first enable signal.Type: ApplicationFiled: March 6, 2020Publication date: July 2, 2020Applicant: Micron Technology, Inc.Inventors: Yuan He, Chikara Kondo, Daigo Toyama
-
Publication number: 20200194090Abstract: Apparatuses including a test interface circuit that is configured to merge multiple independent traffic streams generated from individual algorithmic pattern generators (APGs) for communication with a memory device over a shared memory interface. The combination of multiple independent traffic streams, each with their own looping sequences and command timings, may generate a large set of random command sequences. The test interface circuit may include an arbiter circuit that merges a first independent traffic stream from a first APG and a second independent traffic stream from a second APG. Each of the first and second independent traffic streams are directed to different semi-independently-accessible portions of the memory device. The memory device may include a hybrid memory cube having independently accessible vaults or a high bandwidth memory device having independently accessible channels, in some examples.Type: ApplicationFiled: December 12, 2018Publication date: June 18, 2020Applicant: MICRON TECHNOLOGY, INC.Inventors: Roman A. Royer, Chikara Kondo, Chiaki Dono
-
Patent number: 10636461Abstract: Apparatuses and methods for providing multiphase clock signals are described. An example apparatus includes first, second, third and fourth clocked inverters, first and second clock terminals, and first and second latch circuits. An input node and an output node of the first clocked inverter is coupled respectively to an output node of the fourth clocked inverter and an input node of the second clocked inverter. An input node and an output node of the third clocked inverter is coupled to an output node of the second clocked inverter and an input node of the fourth clocked inverter. The first and second clock terminals are supplied respectively with first and second clock signals. The first latch is coupled between the output nodes of the first and third clocked inverters, and the second latch circuit is coupled between the output nodes of the second and fourth clocked inverters.Type: GrantFiled: March 19, 2019Date of Patent: April 28, 2020Assignee: Micron Technology, Inc.Inventors: Homare Sato, Chiaki Dono, Chikara Kondo
-
Patent number: 10635623Abstract: Apparatuses and methods of data communication between semiconductor chips are described. An example apparatus includes: a first die including a first switch circuit that receives a plurality of data signals, and further provides the plurality of data signals to a plurality of corresponding first ports among a plurality of first data ports and a first data redundancy port; and a second die including a second switch circuit that receives the plurality of data signals from the first die at a plurality of corresponding second ports among a plurality of second data ports and a second data redundancy port and further provides the plurality of data signals to a memory array.Type: GrantFiled: October 3, 2018Date of Patent: April 28, 2020Assignee: Micron Technology, Inc.Inventors: Chikara Kondo, Akinori Funahashi
-
Publication number: 20200126603Abstract: Apparatuses and methods for transmitting data between a plurality of chips are described.Type: ApplicationFiled: December 19, 2019Publication date: April 23, 2020Applicant: Micron Technology, Inc.Inventors: Chikara Kondo, Tomoyuki Shibata, Chiaki Dono, Seiji Narui, Minehiko Uehara, Taihei Shido, Homare Sato
-
Patent number: 10622055Abstract: Disclosed herein is an apparatus that includes a first semiconductor chip including a memory cell array having a volatile memory cell and an access control circuit configured to perform a refresh operation on the volatile memory cell, and a second semiconductor chip including a power generator configured to supply a first power supply voltage to the first semiconductor chip. The access control circuit is configured to activate a first enable signal during the refresh operation. The second semiconductor chip is configured to change a capability of the power generator based on the first enable signal.Type: GrantFiled: August 21, 2018Date of Patent: April 14, 2020Assignee: Micron Technology, Inc.Inventors: Yuan He, Chikara Kondo, Daigo Toyama