Patents by Inventor Ching-Wen Hsiao
Ching-Wen Hsiao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240129081Abstract: Various schemes pertaining to center 996-tone resource unit (RU996) tone plan designs for wide bandwidth 240 MHz in wireless communications are described. A communication entity generates at least one 996-tone resource unit (RU996). The communication entity then communicates wirelessly using the at least one RU996 in a 240 MHz bandwidth. The at least one RU996 includes a center RU996 that is centered around five or more direct-current (DC) tones.Type: ApplicationFiled: October 4, 2023Publication date: April 18, 2024Inventors: Shengquan Hu, Ching-Wen Hsiao, Jianhan Liu, Thomas Edward Pare, Jr.
-
Patent number: 11961791Abstract: A device includes a redistribution line, and a polymer region molded over the redistribution line. The polymer region includes a first flat top surface. A conductive region is disposed in the polymer region and electrically coupled to the redistribution line. The conductive region includes a second flat top surface not higher than the first flat top surface.Type: GrantFiled: May 18, 2022Date of Patent: April 16, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Wen Hsiao, Ming-Da Cheng, Chih-Wei Lin, Chen-Shien Chen, Chih-Hua Chen, Chen-Cheng Kuo
-
Publication number: 20240113080Abstract: A semiconductor device and a method of manufacture are provided. In particular, a semiconductor device using blocks, e.g., discrete connection blocks, having through vias and/or integrated passive devices formed therein are provided. Embodiments such as those disclosed herein may be utilized in PoP applications. In an embodiment, the semiconductor device includes a die and a connection block encased in a molding compound. Interconnection layers may be formed on surfaces of the die, the connection block and the molding compound. One or more dies and/or packages may be attached to the interconnection layers.Type: ApplicationFiled: November 30, 2023Publication date: April 4, 2024Inventors: Ching-Wen Hsiao, Chen-Shien Chen, Wei Sen Chang, Shou-Cheng Hu
-
Publication number: 20240098920Abstract: An electronic device includes a base, a multi-stage sensor, a top cover, and a side cover. The multi-stage sensor is configured to sense a sensed area. The top cover includes a top-sensed element, and the top cover is detachably connected to a top side of the base, so that the top-sensed element can be selectively in or not in the sensed area. The side cover includes a side-sensed element, and the side cover is detachably adjacent to a front side of the base, so that the side-sensed element can be selectively in or not in the sensed area. In response to that only the top-sensed element is in the sensed area, the multi-stage sensor outputs a first signal. In response to that neither the top-sensed element nor the side-sensed element is in the sensed area, the multi-stage sensor outputs a second signal.Type: ApplicationFiled: November 2, 2022Publication date: March 21, 2024Inventors: Ching-Wen Hsiao, Chia-Hung Yen
-
Publication number: 20240077349Abstract: A server includes a chassis, an air duct, a sensing module and a board management controller. The air duct is disposed in the chassis. The sensing module is disposed in the chassis. The sensing module senses whether the air duct is correctly installed. The board management controller is disposed in the chassis and coupled to the sensing module. When the air duct is not correctly installed, the sensing module notifies the board management controller to generate a warning message.Type: ApplicationFiled: October 3, 2022Publication date: March 7, 2024Applicant: Wiwynn CorporationInventors: Po-Sheng Su, Ching-Wen Hsiao, Hsien-Yu Wang, Tzu-Shun Wang
-
Patent number: 11908790Abstract: A chip structure is provided. The chip structure includes a substrate. The chip structure includes a conductive line over the substrate. The chip structure includes a first passivation layer over the substrate and the conductive line. The chip structure includes a conductive pad over the first passivation layer covering the conductive line. The conductive pad is thicker and wider than the conductive line. The chip structure includes a first conductive via structure and a second conductive via structure passing through the first passivation layer and directly connected between the conductive pad and the conductive line. The chip structure includes a conductive pillar over the conductive pad.Type: GrantFiled: January 6, 2021Date of Patent: February 20, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ting-Li Yang, Po-Hao Tsai, Ching-Wen Hsiao, Hong-Seng Shue, Yu-Tse Su
-
Patent number: 11901323Abstract: A semiconductor package includes a first device, a second device and a solder region. The first device includes a first conductive pillar, wherein the first conductive pillar has a first sidewall, a second sidewall opposite to the first sidewall, a first surface and a second surface physically connected to the first surface, the first surface and the second surface are disposed between the first sidewall and the second sidewall, and an included angle is formed between the first surface and the second surface. The solder region is disposed between the first conductive pillar and the second device to bond the first device and the second device.Type: GrantFiled: June 16, 2022Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chiang-Jui Chu, Ching-Wen Hsiao, Hao-Chun Liu, Ming-Da Cheng, Young-Hwa Wu, Tao-Sheng Chang
-
Patent number: 11901256Abstract: A semiconductor device includes a substrate, an interconnect structure, and conductive vias. The substrate has a first side, a second side and a sidewall connecting the first side and the second side, wherein the sidewall includes a first planar sidewall of a first portion of the substrate, a second planar sidewall of a second portion of the substrate and a curved sidewall of a third portion of the substrate, where the first planar sidewall is connected to the second planar sidewall through the curved sidewall. The interconnect structure is located on the first side of the substrate, where a sidewall of the interconnect structure is offset from the second planar sidewall. The conductive vias are located on the interconnect structure, where the interconnect structure is located between the conductive vias and the substrate.Type: GrantFiled: August 31, 2021Date of Patent: February 13, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Jung Hsueh, Cheng-Nan Lin, Wan-Yu Chiang, Wei-Hung Lin, Ching-Wen Hsiao, Ming-Da Cheng
-
Patent number: 11855045Abstract: A semiconductor device and a method of manufacture are provided. In particular, a semiconductor device using blocks, e.g., discrete connection blocks, having through vias and/or integrated passive devices formed therein are provided. Embodiments such as those disclosed herein may be utilized in PoP applications. In an embodiment, the semiconductor device includes a die and a connection block encased in a molding compound. Interconnection layers may be formed on surfaces of the die, the connection block and the molding compound. One or more dies and/or packages may be attached to the interconnection layers.Type: GrantFiled: January 3, 2022Date of Patent: December 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Ching-Wen Hsiao, Chen-Shien Chen, Wei Sen Chang, Shou-Cheng Hu
-
Patent number: 11769741Abstract: An organic interposer includes interconnect-level dielectric material layers embedding redistribution interconnect structures, at least one dielectric capping layer overlying a topmost interconnect-level dielectric material layer, a bonding-level dielectric layer overlying the at least one dielectric capping layer, and a dual-layer inductor structure, which may include a lower conductive coil embedded within the topmost interconnect-level dielectric material layer, a conductive via structure vertically extending through the at least one dielectric capping layer, and an upper conductive coil embedded within the bonding-level dielectric layer and comprising copper.Type: GrantFiled: May 27, 2022Date of Patent: September 26, 2023Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Wei-Han Chiang, Ming-Da Cheng, Ching-Ho Cheng, Wei Sen Chang, Hong-Seng Shue, Ching-Wen Hsiao, Chun-Hung Chen
-
Patent number: 11742298Abstract: A package includes a device die, a molding material molding the device die therein, a through-via penetrating through the molding material, and an alignment mark penetrating through the molding material. A redistribution line is on a side of the molding material. The redistribution line is electrically coupled to the through-via.Type: GrantFiled: November 25, 2019Date of Patent: August 29, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Li-Hsien Huang, Hsien-Wei Chen, Ching-Wen Hsiao, Der-Chyang Yeh, Shin-Puu Jeng, Chen-Hua Yu
-
Publication number: 20230253356Abstract: A chip structure is provided. The chip structure includes a substrate. The chip structure includes a first conductive line over the substrate. The chip structure includes an insulating layer over the substrate and the first conductive line. The chip structure includes a conductive pillar over and passing through the insulating layer. The conductive pillar is formed in one piece, the conductive pillar is in direct contact with the first conductive line, and a first sidewall of the first conductive line extends across a second sidewall of the conductive pillar in a top view of the first conductive line and the conductive pillar. The chip structure includes a solder bump on the conductive pillar. The solder bump is in direct contact with the conductive pillar.Type: ApplicationFiled: April 18, 2023Publication date: August 10, 2023Inventors: Shan-Yu HUANG, Ming-Da CHENG, Hsiao-Wen CHUNG, Ching-Wen HSIAO, Li-Chun HUNG, Yuan-Yao CHANG, Meng-Hsiu HSIEH
-
Patent number: 11688708Abstract: A chip structure is provided. The chip structure includes a substrate. The chip structure includes a first conductive line over the substrate. The chip structure includes an insulating layer over the substrate and the first conductive line. The chip structure includes a conductive pillar over the insulating layer. The conductive pillar is formed in one piece, the conductive pillar has a lower surface and a bottom protruding portion protruding from the lower surface, the bottom protruding portion passes through the insulating layer over the first conductive line, the bottom protruding portion is in direct contact with the first conductive line, and a first linewidth of a first portion of the first conductive line under the conductive pillar is less than a width of the conductive pillar. The chip structure includes a solder bump on the conductive pillar. The solder bump is in direct contact with the conductive pillar.Type: GrantFiled: August 30, 2021Date of Patent: June 27, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Shan-Yu Huang, Ming-Da Cheng, Hsiao-Wen Chung, Ching-Wen Hsiao, Li-Chun Hung, Yuan-Yao Chang, Meng-Hsiu Hsieh
-
Publication number: 20230117111Abstract: Techniques pertaining to coverage enhancement for 6 GHz wireless communications are described. A first station (STA) communicates with a second STA in a 6 GHz wireless band and/or low-power indoor (LPI) channels. The first STA performs a receiving signal combination and detection across multiple bandwidths such that a power level or a signal strength is enhanced in communicating with the second STA.Type: ApplicationFiled: October 12, 2022Publication date: April 20, 2023Inventors: Cheng-Yi Chang, Ching-Wen Hsiao, Shu-Ping Shiu
-
Publication number: 20230117078Abstract: Techniques pertaining to low-power enhanced multi-link single radio (EMLSR) listen in wireless communications are described. A first multi-link device (MLD) reduces power consumption while supporting a latency-sensitive application by performing certain operations. The first MLD first listens at a lower power in a narrower bandwidth to receive an initial physical-layer protocol data unit (PPDU) from a second MLD as part of a frame exchange. In response to receiving the initial PPDU, the first MLD switches from the narrower bandwidth to a wider bandwidth to complete the frame exchange with the second MLD in the wider bandwidth. In reducing the power consumption, the first MLD reduces its power consumption to the lower power when operating in the narrower bandwidth compared to a higher power used by the first MLD when operating in the wider bandwidth.Type: ApplicationFiled: October 6, 2022Publication date: April 20, 2023Inventors: Cheng-Yi Chang, Yi-Chun Chou, Ching-Wen Hsiao, Chien-Wei Chen
-
Publication number: 20230068485Abstract: A semiconductor device includes a substrate, an interconnect structure, and conductive vias. The substrate has a first side, a second side and a sidewall connecting the first side and the second side, wherein the sidewall includes a first planar sidewall of a first portion of the substrate, a second planar sidewall of a second portion of the substrate and a curved sidewall of a third portion of the substrate, where the first planar sidewall is connected to the second planar sidewall through the curved sidewall. The interconnect structure is located on the first side of the substrate, where a sidewall of the interconnect structure is offset from the second planar sidewall. The conductive vias are located on the interconnect structure, where the interconnect structure is located between the conductive vias and the substrate.Type: ApplicationFiled: August 31, 2021Publication date: March 2, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chang-Jung Hsueh, Cheng-Nan Lin, Wan-Yu Chiang, Wei-Hung Lin, Ching-Wen Hsiao, Ming-Da Cheng
-
Publication number: 20230065429Abstract: An integrated circuit has corner regions and non-corner regions between the corner regions and includes a semiconductor substrate, conductive pads, passivation layer, post-passivation layer, first conductive posts, and second conductive posts. The conductive pads are disposed over the semiconductor substrate. The passivation layer and the post-passivation layer are sequentially disposed over the conductive pads. The first conductive posts and the second conductive posts are disposed on the post-passivation layer and are electrically connected to the conductive pads. The first conductive posts are disposed in the corner regions and the second conductive posts are disposed in the non-corner regions. Each of the first conductive posts has a body portion and a protruding portion connected to the body portion. A central axis of the body portion of the first conductive post has an offset from a central axis of the protruding portion of the first conductive post.Type: ApplicationFiled: August 30, 2021Publication date: March 2, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chiang-Jui Chu, Ching-Wen Hsiao, Hao-Chun Liu
-
Publication number: 20230065794Abstract: An organic interposer includes interconnect-level dielectric material layers embedding redistribution interconnect structures, package-side bump structures located on a first side of the interconnect-level dielectric material layers, at least one dielectric capping layer located on a second side of the interconnect-level dielectric material layers, a bonding-level dielectric layer located on the at least one dielectric capping layer, metallic pad structures including pad via portions embedded in the at least one dielectric capping layer and pad plate portions embedded in the bonding-level dielectric layer, and an edge seal ring structure vertically extending from a first horizontal plane including bonding surfaces of the package-side bump structures to a second horizontal plane including distal planar surfaces of the metallic pad structures.Type: ApplicationFiled: August 26, 2021Publication date: March 2, 2023Inventors: Hong-Seng SHUE, Ming-Da CHENG, Ching-Wen HSIAO, Yao-Chun CHUANG, Yu-Tse SU, Chen-Shien CHEN
-
Publication number: 20230068503Abstract: A chip structure is provided. The chip structure includes a substrate. The chip structure includes a first conductive line over the substrate. The chip structure includes an insulating layer over the substrate and the first conductive line. The chip structure includes a conductive pillar over the insulating layer. The conductive pillar is formed in one piece, the conductive pillar has a lower surface and a bottom protruding portion protruding from the lower surface, the bottom protruding portion passes through the insulating layer over the first conductive line, the bottom protruding portion is in direct contact with the first conductive line, and a first linewidth of a first portion of the first conductive line under the conductive pillar is less than a width of the conductive pillar. The chip structure includes a solder bump on the conductive pillar. The solder bump is in direct contact with the conductive pillar.Type: ApplicationFiled: August 30, 2021Publication date: March 2, 2023Inventors: Shan-Yu HUANG, Ming-Da CHENG, Hsiao-Wen CHUNG, Ching-Wen HSIAO, Li-Chun HUNG, Yuan-Yao CHANG, Meng-Hsiu HSIEH
-
Publication number: 20230036481Abstract: The present invention provides a human CD16+ natural killer cell line and a CAR-expressing human CD16+ natural killer cell line. These human CD16+ natural killer cell line and a CAR-expressing human CD16+ natural killer cell line does not include synthetic, genetically modified or purposely deliberately delivered polynucleotide encoding the CD16 receptor and are non-tumorigenic cell lines. Therefore, this human CD16+ natural killer cell line and a CAR-expressing human CD16+ natural killer cell line might provide considerable long-term safety for disease treatment.Type: ApplicationFiled: January 15, 2021Publication date: February 2, 2023Applicant: Acepodia Biotechnologies Ltd.Inventors: SAI-WEN TANG, ZIH-FEI CHENG, CHIA-YUN LEE, HAO-KANG LI, HSIU-PING YANG, CHING-WEN HSIAO, SEN HEN YANG, TAI-SHENG WU, YAN-LIANG LIN, YAN-DA LAI, SHIH-CHIA HSIAO