Patents by Inventor Chinq-Shiun Chiu
Chinq-Shiun Chiu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10116343Abstract: A multi-mixer system includes an amplifier module and a plurality of channels. The amplifier module is arranged for receiving signals from an antenna or antenna arrays to generate a plurality of radio frequency (RF) input signals. The plurality of channels are coupled to the amplifier module, wherein the plurality of channels receive the RF input signals, respectively, and each of the channels includes a mixer for mixing one of the RF input signals with a local oscillating signal to generate a mixed signal. In addition, at least one of the channels includes an interference reduction circuit positioned between the amplifier module and the mixer.Type: GrantFiled: September 11, 2017Date of Patent: October 30, 2018Assignee: MEDIATEK INC.Inventors: Ying-Tsang Lu, Yen-Hung Kuo, Yuan-Yu Fu, Chinq-Shiun Chiu
-
Publication number: 20180013458Abstract: A multi-mixer system includes an amplifier module and a plurality of channels. The amplifier module is arranged for receiving signals from an antenna or antenna arrays to generate a plurality of radio frequency (RF) input signals. The plurality of channels are coupled to the amplifier module, wherein the plurality of channels receive the RF input signals, respectively, and each of the channels includes a mixer for mixing one of the RF input signals with a local oscillating signal to generate a mixed signal. In addition, at least one of the channels includes an interference reduction circuit positioned between the amplifier module and the mixer.Type: ApplicationFiled: September 11, 2017Publication date: January 11, 2018Inventors: Ying-Tsang Lu, Yen-Hung Kuo, Yuan-Yu Fu, Chinq-Shiun Chiu
-
Patent number: 9793935Abstract: A multi-mixer system includes an amplifier module and a plurality of channels. The amplifier module is arranged for receiving signals from an antenna or antenna arrays to generate a plurality of radio frequency (RF) input signals. The plurality of channels are coupled to the amplifier module, wherein the plurality of channels receive the RF input signals, respectively, and each of the channels includes a mixer for mixing one of the RF input signals with a local oscillating signal to generate a mixed signal. In addition, at least one of the channels includes an interference reduction circuit positioned between the amplifier module and the mixer.Type: GrantFiled: May 25, 2016Date of Patent: October 17, 2017Assignee: MEDIATEK INC.Inventors: Ying-Tsang Lu, Yen-Hung Kuo, Yuan-Yu Fu, Chinq-Shiun Chiu
-
Publication number: 20170005678Abstract: A multi-mixer system includes an amplifier module and a plurality of channels. The amplifier module is arranged for receiving signals from an antenna or antenna arrays to generate a plurality of radio frequency (RF) input signals. The plurality of channels are coupled to the amplifier module, wherein the plurality of channels receive the RF input signals, respectively, and each of the channels includes a mixer for mixing one of the RF input signals with a local oscillating signal to generate a mixed signal. In addition, at least one of the channels includes an interference reduction circuit positioned between the amplifier module and the mixer.Type: ApplicationFiled: May 25, 2016Publication date: January 5, 2017Inventors: Ying-Tsang Lu, Yen-Hung Kuo, Yuan-Yu Fu, Chinq-Shiun Chiu
-
Patent number: 9374114Abstract: A receiver apparatus includes a receiver path and a blocker detection path. The receiver path includes a down-converting stage. The blocker detection path includes a sensing circuit and a blocker detection circuit. The sensing circuit is arranged to sense a received radio frequency signal which has not yet been processed by the down-converting stage and generate a sensed signal accordingly. The blocker detection circuit is arranged to detect existence of a blocker signal according to the sensed signal and generate a blocker detection result indicative of the existence of the blocker signal when receiving the sensed signal.Type: GrantFiled: April 15, 2014Date of Patent: June 21, 2016Assignee: MEDIATEK INC.Inventors: Tzung-Han Wu, Chinq-Shiun Chiu
-
Publication number: 20150295603Abstract: A receiver apparatus includes a receiver path and a blocker detection path. The receiver path includes a down-converting stage. The blocker detection path includes a sensing circuit and a blocker detection circuit. The sensing circuit is arranged to sense a received radio frequency signal which has not yet been processed by the down-converting stage and generate a sensed signal accordingly. The blocker detection circuit is arranged to detect existence of a blocker signal according to the sensed signal and generate a blocker detection result indicative of the existence of the blocker signal when receiving the sensed signal.Type: ApplicationFiled: April 15, 2014Publication date: October 15, 2015Applicant: MEDIATEK INC.Inventors: Tzung-Han Wu, Chinq-Shiun Chiu
-
Patent number: 8385235Abstract: An exemplary embodiment of a full division duplex system comprises a receiver, a transmitter and an auxiliary circuit. The receiver receives an inbound RF signal of a first band to generate an inbound baseband signal, and the transmitter up converts an outbound baseband signal by an oscillation signal to generate an outbound RF signal of a second band for transmission. The auxiliary circuit calculates leakages from the outbound RF signal to generate a blocker replica, in which a LNA is coupled to a non-conductive coupling path extended from the input of receiver to collect leakages from the outbound RF signal to produce an induction signal. The induction signal is down converted to perform an adjustment, and thereafter up converted again to generate the blocker replica. In this way, the inbound baseband signal is generated from a subtraction of the inbound RF signal and the blocker replica.Type: GrantFiled: July 2, 2010Date of Patent: February 26, 2013Assignee: Mediatek Inc.Inventors: Chinq-Shiun Chiu, Chun-Pang Wu
-
Patent number: 8260227Abstract: A direct conversion receiver and a DC offset cancellation method are provided. An RF module receives a transmission signal to generate an RF signal. A mixer converts the RF signal to a mixer output comprising baseband and imaginary parts. A filter module filters out the imaginary part of the mixer output and adjusts gain of the baseband part to generate a baseband signal. A calibrator performs a calibration to determine a mismatch value of the mixer. A static DC offset canceller provides a constant offset compensation according to the mismatch value; wherein the mismatch value is used to minimize component mismatching effects of the mixer.Type: GrantFiled: June 10, 2008Date of Patent: September 4, 2012Assignee: Mediatek Inc.Inventor: Chinq-Shiun Chiu
-
Patent number: 8195096Abstract: The instant invention relates to an apparatus and method for enhancing DC offset correction speed of a radio device. On the exemplary, the apparatus includes one or two-stage signal-processing units and a controller. Each signal-processing unit has a baseband filter, a gain stage and a DC offset correction (DCOC) loop applied on the gain stage. A connection direction of an electrode terminal of a capacitor of the baseband filter is capable of being switched by the controller to process a pre-charge or a discharge phases thereby adjusting a bandwidth of the baseband filter to be either a normal operational bandwidth or wider than the normal operational bandwidth for rapidly setting time of the baseband filter.Type: GrantFiled: July 13, 2006Date of Patent: June 5, 2012Assignee: Mediatek Inc.Inventors: Chinq-shiun Chiu, Shou-tsung Wang
-
Patent number: 8116717Abstract: A steering and mixing module comprises a double balanced switch quad and a steering quad. The double balanced switch quad comprises a first output pair, and the first output pair is coupled to a first load stage. The steering quad comprises a second output pair, and the second output pair is coupled to a second load stage. The double balanced switch quad and the steering quad share an input pair.Type: GrantFiled: August 24, 2010Date of Patent: February 14, 2012Assignee: MEDIATEK Inc.Inventors: Bing-jye Kuo, Chinq-shiun Chiu
-
Patent number: 8090340Abstract: A mixer and calibration method thereof are provided. A direct conversion receiver comprises a differential loading pair utilizing at least one binary weighted resistor. The binary weighted resistor is adjustable to provide a resistance linear to a digital code, comprising a fixed resistor and an adjustable resistor cascaded to the fixed resistor in parallel. Every increment of the digital code induces an equal increment of the resistance. The magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.Type: GrantFiled: April 24, 2009Date of Patent: January 3, 2012Assignee: Mediatek Inc.Inventors: Chinq-Shiun Chiu, Jiqing Cui
-
Patent number: 7881681Abstract: A converting/steering device has a normal mode and a calibration mode. The converting/steering device includes a merged mixer/VGA and a mode controller. The merged mixer/VGA has a mixing stage and an amplifying stage. In the normal mode, the mode controller deactivates the mixing stage of the merged mixer/VGA, and the device operates as an RF VGA. In the calibration mode, the mode controller activates the mixing stage of the merged mixer/VGA and passes a local oscillator signal to the mixing stage, so that the device operates as a down-mixer.Type: GrantFiled: August 28, 2006Date of Patent: February 1, 2011Assignee: MEDIATEK Inc.Inventors: Bing-jye Kuo, Chinq-shiun Chiu
-
Publication number: 20100317303Abstract: A steering and mixing module comprises a double balanced switch quad and a steering quad. The double balanced switch quad comprises a first output pair, and the first output pair is coupled to a first load stage. The steering quad comprises a second output pair, and the second output pair is coupled to a second load stage. The double balanced switch quad and the steering quad share an input pair.Type: ApplicationFiled: August 24, 2010Publication date: December 16, 2010Applicant: MEDIATEK Inc.Inventors: Bing-jye Kuo, Chinq-shiun Chiu
-
Publication number: 20100271987Abstract: An exemplary embodiment of a full division duplex system comprises a receiver, a transmitter and an auxiliary circuit. The receiver receives an inbound RF signal of a first band to generate an inbound baseband signal, and the transmitter up converts an outbound baseband signal by an oscillation signal to generate an outbound RF signal of a second band for transmission. The auxiliary circuit calculates leakages from the outbound RF signal to generate a blocker replica, in which a LNA is coupled to a non-conductive coupling path extended from the input of receiver to collect leakages from the outbound RF signal to produce an induction signal. The induction signal is down converted to perform an adjustment, and thereafter up converted again to generate the blocker replica. In this way, the inbound baseband signal is generated from a subtraction of the inbound RF signal and the blocker replica.Type: ApplicationFiled: July 2, 2010Publication date: October 28, 2010Applicant: MEDIATEK INC.Inventors: Chinq-Shiun Chiu, Chun-Pang Wu
-
Patent number: 7773545Abstract: An exemplary embodiment of a full division duplex system comprises a receiver, a transmitter and an auxiliary circuit. The receiver receives an inbound RF signal of a first band to generate an inbound baseband signal, and the transmitter up converts an outbound baseband signal by an oscillation signal to generate an outbound RF signal of a second band for transmission. The auxiliary circuit calculates leakages from the outbound RF signal to generate a blocker replica, in which a LNA is coupled to a non-conductive coupling path extended from the input of receiver to collect leakages from the outbound RF signal to produce an induction signal. The induction signal is down converted to perform an adjustment, and thereafter up converted again to generate the blocker replica. In this way, the inbound baseband signal is generated from a subtraction of the inbound RF signal and the blocker replica.Type: GrantFiled: February 27, 2008Date of Patent: August 10, 2010Assignee: Mediatek Inc.Inventors: Chinq-Shiun Chiu, Chun-Pang Wu
-
Publication number: 20090305656Abstract: A direct conversion receiver and a DC offset cancellation method are provided. An RF module receives a transmission signal to generate an RF signal. A mixer converts the RF signal to a mixer output comprising baseband and imaginary parts. A filter module filters out the imaginary part of the mixer output and adjusts gain of the baseband part to generate a baseband signal. A calibrator performs a calibration to determine a mismatch value of the mixer. A static DC offset canceller provides a constant offset compensation according to the mismatch value; wherein the mismatch value is used to minimize component mismatching effects of the mixer.Type: ApplicationFiled: June 10, 2008Publication date: December 10, 2009Applicant: MEDIATEK INC.Inventor: Chinq-Shiun CHIU
-
Publication number: 20090213764Abstract: An exemplary embodiment of a full division duplex system comprises a receiver, a transmitter and an auxiliary circuit. The receiver receives an inbound RF signal of a first band to generate an inbound baseband signal, and the transmitter up converts an outbound baseband signal by an oscillation signal to generate an outbound RF signal of a second band for transmission. The auxiliary circuit calculates leakages from the outbound RF signal to generate a blocker replica, in which a LNA is coupled to a non-conductive coupling path extended from the input of receiver to collect leakages from the outbound RF signal to produce an induction signal. The induction signal is down converted to perform an adjustment, and thereafter up converted again to generate the blocker replica. In this way, the inbound baseband signal is generated from a subtraction of the inbound RF signal and the blocker replica.Type: ApplicationFiled: February 27, 2008Publication date: August 27, 2009Applicant: MEDIATEK INC.Inventors: Chinq-Shiun Chiu, Chun-Pang Wu
-
Publication number: 20090203346Abstract: A mixer and calibration method thereof are provided. A direct conversion receiver comprises a differential loading pair utilizing at least one binary weighted resistor. The binary weighted resistor is adjustable to provide a resistance linear to a digital code, comprising a fixed resistor and an adjustable resistor cascaded to the fixed resistor in parallel. Every increment of the digital code induces an equal increment of the resistance. The magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.Type: ApplicationFiled: April 24, 2009Publication date: August 13, 2009Applicant: MEDIATEK INC.Inventors: Chinq-Shiun Chiu, Jiqing Cui
-
Patent number: 7542751Abstract: A mixer and calibration method thereof are provided. A direct conversion receiver comprises a differential loading pair utilizing at least one binary weighted resistor. The binary weighted resistor is adjustable to provide a resistance linear to a digital code, comprising a fixed resistor and an adjustable resistor cascaded to the fixed resistor in parallel. Every increment of the digital code induces an equal increment of the resistance. The magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.Type: GrantFiled: September 5, 2006Date of Patent: June 2, 2009Assignee: Mediatek Inc.Inventors: Chinq-Shiun Chiu, Jiqing Cui
-
Patent number: 7477098Abstract: A tuning circuit for tuning an active filter includes a resistor-capacitor circuit comprising a variable capacitor and a resistor equivalent to a first resistor and a second resistor serially connected to the first resistor, a voltage generator for providing a constant reference voltage to the first resistor, a current replicating unit for replicating a current based on the constant reference voltage, a comparator for comparing a charging voltage as the current is charging a variable capacitor with the constant reference voltage, a counter for counting a number of cycles of a clock signal until the charging voltage reaches the constant reference voltage, a adjustment unit for calibrating a capacitance of the variable capacitor based on the number of cycles of a clock signal and a target count value associated with a predetermined RC time constant.Type: GrantFiled: February 8, 2007Date of Patent: January 13, 2009Assignee: MediaTek Singapore Pte LtdInventors: Rawinder Dharmalinggam, Chinq-shiun Chiu