Down-converter and calibration method thereof

- Mediatek Inc.

A mixer and calibration method thereof are provided. A direct conversion receiver comprises a differential loading pair utilizing at least one binary weighted resistor. The binary weighted resistor is adjustable to provide a resistance linear to a digital code, comprising a fixed resistor and an adjustable resistor cascaded to the fixed resistor in parallel. Every increment of the digital code induces an equal increment of the resistance. The magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.

Skip to: Description  ·  Claims  ·  References Cited  · Patent History  ·  Patent History
Description
CROSS REFERENCE TO RELATED APPLICATIONS

This application is a continuation of U.S. patent application entitled “DOWN-CONVERTER AND CALIBRATION METHOD THEREOF,” Ser. No. 11/469,944, filed on Sep. 5, 2006, which claims the priority of U.S. provisional application entitled “HIGH IIP2 CALIBRATION METHOD IN DCR”, Ser. No. 60/749,518, filed on Dec. 12, 2005, the entirety of which are incorporated by reference herein.

BACKGROUND OF THE INVENTION

1. Field of the Invention

The invention relates to a direct conversion receiver, and in particular, to a calibration method for improving IIP2 characteristics in the direct conversion receiver.

2. Description of the Related Art

FIG. 1 shows a conventional 2.sup.nd order input intercept point (IIP2) characterization. For a down-converter in a direct conversion receiver, RF input power and IF output power are measured. Input power is plotted along the horizontal axis, and output power is plotted along the vertical axis. The most dominant 2.sup.nd order distortion source in a receiver is the down conversion stage, and a 2.sup.nd order input intercept point (IIP2) is defined as a performance index. Mixers used in integrated direct conversion receivers are usually active transconductance mixers and nearly always balanced or double-balanced structures. A high IIP2 point is desirable for a direct conversion receiver. In a perfect balanced case, the IIP2 is infinite. Practically, however, mismatches of the components are inevitable, reducing the IIP2. Thus, compensation for the mismatches is required.

FIG. 2 shows a conventional mixer. A typical mixer model utilizes a differential loading pair comprising a 1.sup.st load and a 2.sup.nd load. Conventionally, mismatches of the components are unavoidable. For example, duty cycles of the local oscillation signals V.sub.LO+ and V.sub.LO−, amplitudes of the RF signals V.sub.RF+ and V.sub.RF−, parameters of 1.sup.st switch and 2.sup.nd switch, and resistances of 1.sup.st load and 2.sup.nd load may comprise erroneous inaccuracy, represented as follows: A RF+=A RF .function. (1+DELTA. .times. .times. A RF 2); A RF−=A RF .function. (1−.DELTA. .times. .times. A RF 2) (1)

where A.sub.RF+ and A.sub.RF− are amplitudes of the RF signals V.sub.RF+ and V.sub.RF−, and .DELTA.A.sub.RF is their difference. g m+=g m .function. (1+DELTA. .times. .times. g m) 2; g m−=g m function. (1−.DELTA. .times. .times. g m) 2 (2)

where g.sub.m+ and g.sub.m− are conductivities of the components in 220, and .DELTA.g.sub.m is their difference. .eta.+=.eta. nom .function. (1+.DELTA.eta. 2); .eta.−=.eta. nom function. (1−.DELTA. .eta. 2); .eta. nom=50.times. % (3)

where .eta.sub.+ and .eta.sub.− are duty cycles of the local oscillation signals V.sub.LO+ and V.sub.LO−, and .DELTA.eta. is their difference. R L+=R L .function. (1+.DELTA. .times. .times. R 2); R L−=R L .function. (1−.DELTA. .times. .times. R 2) (4)

where R.sub.L+ and R.sub.L− are the 1.sup.st load and 2.sup.nd load, and .DELTA.R is their difference.

These mismatches are factors causing IIP2 reduction. Various calibration methods can compensate the mismatches. In an IEEE paper “Characterization of IIP2 and DC-Offsets in Transconductance Mixers”, IIP2 is calculated as functions of load resistor imbalance and duty cycle mismatch, and the .DELTA.R is tuned to optimize the IIP2 of a mixer. In another IEEE paper, Young-Jin Kim, “A GSM/EGSM/DCS/PCS Direct Conversion Receiver With Integrated Synthesizer”, an adjustable resistor is provided for coarse and fine calibrations of the load mismatch. The load mismatch varies as a digital code of 8 bits. The variation of the load mismatch, however, is not linear to the digital code values, thus a wide range of trial digital codes are required to locate an optimum result. Further, the nonlinearity of the adjustable resistor may not permit sufficient accuracy for the mismatch compensation. Therefore, an enhanced architecture and calibration method are called for.

BRIEF SUMMARY OF THE INVENTION

A detailed description is given in the following embodiments with reference to the accompanying drawings.

An exemplary embodiment of a mixer is provided, utilized in a direct conversion receiver, comprising a differential loading pair utilizing at least one binary weighted resistor. The binary weighted resistor is adjustable to provide a resistance linear to a digital code, comprising a fixed resistor and an adjustable resistor cascaded to the fixed resistor in parallel. Every increment of the digital code induces an equal increment of the resistance. The magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.

The digital code is represented by a first number of bits. The adjustable resistor comprises the first number of unit resistors each corresponding to one of the digital code bits, and the unit resistors corresponding to bit state 1 are conducted in parallel to form the equivalent resistance of the adjustable resistor, whereas those corresponding to bit state 0 are unconnected.

Resistances of the unit resistors can be defined as: R n=R t 2 2 n D

where n is the bit order counting from 0 to the first number m; R.sub.n is the n.sup.th group of unit resistors counting from LSB side; R.sub.t is the fixed resistor, and D is the magnitude of the incremental resistance. The negligible ratio is ½.sup.m.

A calibration method based on the mixer architecture is also provided. First, the digital code is set to a first value, such that a first mismatch of the differential loading pair induces the mixer to output a first DC offset. Thereafter, the digital code is set to a second value, such that a second mismatch of the differential loading pair induces the mixer to output a second DC offset. A two dimensional linear relationship between the mismatches and the DC offsets is established based on the first and second mismatches and DC offsets. An interpolation is performed on the two dimensional linear relationship to determine a third mismatch that corresponds to zero DC offset. A third digital code is generated from the third mismatch to be the calibration result.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention can be more fully understood by reading the subsequent detailed description and examples with references made to the accompanying drawings, wherein:

FIG. 1 shows a conventional IIP2 characterization;

FIG. 2 shows a conventional mixer;

FIGS. 3a and 3b show embodiments of adjustable resistors;

FIG. 4 shows a linear relationship between digital code and the adjustable resistor according to an embodiment of the invention;

FIG. 5 shows a linear relationship between resistance mismatch and DC offset of the mixer; and

FIG. 6 is a flowchart of a calibration according to the invention.

 DETAILED DESCRIPTION OF THE INVENTION

The following description is of the best-contemplated mode of carrying out the invention. This description is made for the purpose of illustrating the general principles of the invention and should not be taken in a limiting sense. The scope of the invention is best determined by reference to the appended claims.

FIG. 3a shows an embodiment of an adjustable resistor. In FIG. 3a, an improved version of binary weighted resistor 302 is provided as a substitution of the 1st load or 2nd load in FIG. 2. The binary weighted resistor 302 comprises a fixed resistor R.sub.t, and an adjustable resistor R.sub.p. The R.sub.t and R.sub.p are connected in parallel to form an equivalent resistance R.sub.eq. In the embodiment, the R.sub.eq is designed to be binary weighted, having a linear relationship with a digital code. The digital code may be an 8-bit value, and every increment of the digital code induces an equal increment of the R.sub.eq. Taking two bits for example, When the digital code=0, Bit1=0 and Bit0=0, R.sub.eq(0)=R.sub.t; (5) When the digital code=1, Bit1=0 and Bit0=1, R.sub.eq(1)=R.sub.t//R.sub.p0 (6) When the digital code=2, Bit1=1 and Bit0=0, R.sub.eq(2)=R.sub.t//R.sub.p1 (7) When the digital code=3, Bit1=1 and Bit0=1, R.sub.eq(3)=R.sub.t//R.sub.p1//R.sub.p0 (8)

Each increment D is defined to be equal in the embodiment, that is:
D=R.sub.eq(1)−R.sub.eq(0)=R.sub.eq(2)−R.sub.eq(1)=R.sub.eq(3)−R.sub.eq(2)  (9)

As a result, R.sub.p0=R.sub.t.sup.2/D-R.sub.t (10) R.sub.p1=R.sub.t.sup.2/2D-R.sub.t (11) R.sub.p1//R.sub.p0=R.sub.t.sup.2/3D-R.sub.t (12)

And a conclusion can be found that: R.sub.i=R.sub.t.sup.2/i*D-R.sub.t (13)

where Ri means an i.sup.th equivalent R.sub.p corresponding to an i.sup.th digital code, and an i.sup.th R.sub.eq can be written in generalized form:
R.sub.eq(i)=R.sub.i//R.sub.t=R.sub.t-i*D  (14)

FIG. 3b shows the linear relationship between digital code and the adjustable resistor according to equation (14). When the digital code is K.sub.A, a corresponding R.sub.eq is R.sub.A. Likewise, when the digital code is K.sub.B, the corresponding R.sub.eq is R.sub.B. Every increment of the digital code induces a variation D of the R.sub.eq.

FIG. 4 shows an embodiment of the R.sub.p, comprising eight groups of unit resistors R.sub.p0 to R.sub.p7, each corresponding to a bit. Switches SW0 to SW7 are turned on or off in response to the corresponding bit of the digital code, such that the unit resistors corresponding to bit state 1 are conducted in parallel to form the adjustable resistor R.sub.p. To implement the linear R.sub.eq as described in FIGS. 3a and 3b, some approximation is made to the equations. For example, the increment value D is selected to be negligible small in comparison to R.sub.t:
D<<R.sub.t/i.sub.max  (15)

where i.sub.max is the maximum of the digital code, such as 2.sup.8 in this case.

Thus, the R.sub.i can be rewritten in an approximated form:
R.sub.i=R.sub.t.sup.2/i*D−R.sub.t.apprxeq.R.sub.t.sup.2/i*D  (16)

Hence, the unit resistors R.sub.p0 to R.sub.p7 are specifically designed to be the values, R.sub.t.sup.2/D, R.sub.t.sup.2/2D, R.sub.t.sup.2/4D, . . . , and R.sub.t.sup.2/128D. Since the increment value D is selected to be relatively small, the linearity of R.sub.eq and digital code as shown in FIG. 3b can be approximated.

FIG. 5 shows linear relationship between resistance mismatch and DC offset of the mixer. As known, DC offset of the Vout+ and Vout− in FIG. 2 can be estimated as a function of the component mismatches, represented as: V DC=1 2.times. R L .times. .eta. nom .times. gm .times. .times. alpha. 2′.times. A RF 2.function. [.DELTA. .eta. .function. (.DELTA. .times. .times. gm+.DELTA. .times. .times. A RF)+.DELTA. .times. .times. R .function. (1+.DELTA. .times. .times. gm .times. .times. .DELTA. .times. .times. A RF)] (17)

where .alpha.sub.2 is a coefficient of the second order distortion. If the parameters in equation (17) except .DELTA.R, are treated as constants, formula (17) can be simplified as: V.sub.DC=A.DELTA.R+B (18)

where A and B are constants, showing a linear relationship between the V.sub.DC and the .DELTA.R as FIG. 5. Practically, V.sub.DC is a measurable value proportional to IIP2. If the .DELTA.R can be selected to make the V.sub.DC zero, the corresponding IIP2 can also be optimized. Thus, by utilizing the binary weighted resister shown in FIG. 3a, an embodiment of IIP2 calibration is provided.

FIG. 6 is a flowchart of the calibration method. In step 602, a binary weighted resister is provided as shown in FIG. 3a, to establish a linear relationship between the R.sub.eq and the digital codes as shown in FIG. 3b. In step 604, the digital code is set to value K.sub.A, such that the value of R.sub.eq is R.sub.A, inducing a first DC offset V.sub.A. Likewise, in step 606, the digital code is set to value K.sub.B, thus the corresponding R.sub.B induces a second DC offset V.sub.B. In step 608, an interpolation is performed on the two dimensional linear relationship as shown in FIG. 5. According to the interpolation, a point C where the DC offset is zero, can be found, and the corresponding .DELTA.R is obtained. In step 610, with the .DELTA.R obtained, R.sub.eq corresponding to point C is also obviously calculated and linearly mapped to a digital code K.sub.C in FIG. 3b. In this embodiment, the digital code K.sub.C is recorded as a calibration result.

Mixers are mass produced in the factory. With the binary weighted resistor and calibration method disclosed, component mismatches can be efficiently compensated by marking a simple digital code. Calibration accuracy is increased using high resolution incremental R.sub.eq, and the computational complexity is reduced by taking advantage of the linearity approximations. The binary weighted resistor can be implemented to substitute one or both of the loads 202 and 204, and the digital code is not limited to 8 bits.

While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation so as to encompass all such modifications and similar arrangements.

Claims

1. A calibration method for a direct conversion receiver, wherein:

the direct conversion receiver comprises a mixer having a differential loading pair; and
the differential loading pair comprises a binary weighted resistor having adjustable resistance with a linear relationship to a digital code;
the calibration method comprises: setting the digital code to a first value, such that a first mismatch of the differential loading pair induces the mixer to output a first DC offset; setting the digital code to a second value, such that a second mismatch of the differential loading pair induces the mixer to output a second DC offset; establishing a two dimensional linear relationship between the mismatches and the DC offsets based on the first and second mismatches and DC offsets; performing an interpolation on the two dimensional linear relationship to determine a third mismatch corresponding to a minimum DC offset; and generating a third digital code from the third mismatch to be the calibration result.

2. The calibration method as claimed in claim 1, wherein:

every increment of the digital code induces an equal increment of the resistance; and
the magnitude of every incremental resistance is below a negligible ratio of the fixed resistor.

3. The calibration method as claimed in claim 2, wherein:

the digital code is represented by a first number of bits;
the adjustable resistor comprises the first number of unit resistors each corresponding to one of the digital code bits; and
the unit resistors corresponding to bit state 1 are conducted in parallel to equivalently form the adjustable resistor, whereas those corresponding to bit state 0 are unconnected.

4. The calibration method as claimed in claim 3, wherein resistances of the unit resistors are defined as: R n = R t 2 2 n · D

where n is the bit order from 0 to the first number m;
Rn is the nth unit resistor counting from LSB side;
Rt is the fixed resistor, and
D is the magnitude of the incremental resistance.

5. The calibration method as claimed in claim 4, wherein the negligible ratio is 1/2m.

6. A mixer utilized in a direct conversion receiver, the mixer comprising a differential loading pair utilizing at least one binary weighted resistor; wherein the binary weighted resistor is adjustable to provide a resistance linear to a digital code, the differential loading pair comprising:

a fixed resistor; and
an adjustable resistor selectively coupled to the fixed resistor in parallel;
wherein for at least two subsequent increments, each of the two increments of the digital code induces a substantially equal increment of the resistance.

7. The mixer as claimed in claim 6, wherein:

the digital code is represented by a first number of bits;
the adjustable resistor comprises the first number of unit resistors each corresponding to one of the digital code bits; and
the unit resistors corresponding to bit 1 are conducted in parallel to form the equivalent resistance of the adjustable resistor, whereas those corresponding to bit 0 are unconnected.

8. The mixer as claimed in claim 7, wherein resistances of the unit resistors are defined as: R n = R t 2 2 n · D

where n is the bit order from 0 to the first number m;
Rn is the nth unit resistor counting from LSB side;
Rt is the fixed resistor, and
D is the magnitude of the incremental resistance.

9. The mixer as claimed in claim 6, wherein each incremental resistance of the two subsequent increments is below a negligible ratio of the fixed resistor.

10. The mixer as claimed in claim 9, wherein the negligible ratio is 1/2m.

Referenced Cited
U.S. Patent Documents
5233311 August 3, 1993 Chevallier
5875392 February 23, 1999 Tanaka
6115593 September 5, 2000 Alinikula et al.
6516187 February 4, 2003 Williams et al.
6785530 August 31, 2004 Hatcher et al.
6989705 January 24, 2006 Behzad
7106095 September 12, 2006 Kim et al.
7215196 May 8, 2007 Banba et al.
7356317 April 8, 2008 Xu et al.
7366486 April 29, 2008 Vorenkamp et al.
7423699 September 9, 2008 Vorenkamp et al.
20030194978 October 16, 2003 Vorenkamp et al.
20040106380 June 3, 2004 Vassiliou et al.
20040137870 July 15, 2004 Kivekas
20040242178 December 2, 2004 Kim et al.
20050118976 June 2, 2005 Murakami et al.
20050170806 August 4, 2005 Kim
20060068746 March 30, 2006 Feng et al.
20060094395 May 4, 2006 Lee et al.
Patent History
Patent number: 8090340
Type: Grant
Filed: Apr 24, 2009
Date of Patent: Jan 3, 2012
Patent Publication Number: 20090203346
Assignee: Mediatek Inc. (Hsin-Chu)
Inventors: Chinq-Shiun Chiu (Hsinchu), Jiqing Cui (Toa Payoh)
Primary Examiner: Lana N Le
Attorney: Thomas|Kayden
Application Number: 12/429,579