Patents by Inventor Chiu-Chih Chiang
Chiu-Chih Chiang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8558349Abstract: The high voltage integrated circuit is disclosed. The high voltage integrated circuit comprises a low voltage control circuit, a floating circuit, a P substrate, a deep N well disposed in the substrate and a plurality of P wells disposed in the P substrate. The P wells and deep N well serve as the isolation structures. The low voltage control circuit is located outside the deep N well and the floating circuit is located inside the deep N well. The deep N well forms a high voltage junction barrier for isolating the control circuit from the floating circuit.Type: GrantFiled: August 11, 2006Date of Patent: October 15, 2013Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang, Ta-yung Yang
-
Patent number: 8503144Abstract: A control circuit with protection circuit for power supply according to the present invention comprises a peak-detection circuit and a protection circuit. The peak-detection circuit detects an AC input voltage and generates a peak-detection signal. The protection circuit generates a reset signal to reduce the output of the power supply in response to the peak-detection signal. The present invention can protect the power supply in response to the AC input voltage effectively through the peak-detection circuit.Type: GrantFiled: December 18, 2008Date of Patent: August 6, 2013Assignee: System General Corp.Inventors: Meng-Jen Tsai, Chao-Chih Lin, Rui-Hong Lu, Chiu-Chih Chiang
-
Patent number: 8492801Abstract: A semiconductor structure with high breakdown voltage and high resistance and method for manufacturing the same. The semiconductor structure at least comprises a substrate having a first conductive type; a deep well having a second conductive type formed in the substrate; two first wells having the first conductive type and formed within the deep well; a second well having the first conductive type and formed between the two first wells within the deep well, and an implant dosage of the second well lighter than an implant dosage of each of the two first wells; and two first doping regions having the first conductive type and respectively formed within the two first wells.Type: GrantFiled: May 11, 2007Date of Patent: July 23, 2013Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Publication number: 20120217657Abstract: A multi-chip module package is provided, which includes a first chip mounted on via a first conductive adhesive and electrically connected to a first chip carrier, a second chip mounted on via a second conductive adhesive and electrically connected to a second chip carrier which is spaced apart from the first chip carrier, wherein the second conductive adhesive is made of an adhesive material the same as that of the first conductive material, a plurality of conductive elements to electrically connect the first chip to the second chip and an encapsulant encapsulating the first chip, the first chip carrier, the second chip, the second chip carrier and the plurality of conductive elements, allowing a portion of both chip carriers to be exposed to the encapsulant, so that the first chip and second chip are able to be insulated by the separation of the first and second chip carriers.Type: ApplicationFiled: May 10, 2012Publication date: August 30, 2012Inventors: Chih-Feng Huang, Chiu-Chih Chiang, You-Kuo Wu, Lih-Ming Doong
-
Patent number: 8125008Abstract: A Schottky device and a semiconductor process of making the same are provided. The Schottky device comprises a substrate, a deep well, a Schottky contact, and an Ohmic contact. The substrate is doped with a first type of ions. The deep well is doped with a second type of ions, and formed in the substrate. The Schottky contact contacts a first electrode with the deep well. The Ohmic contact contacts a second electrode with a heavily doped region with the second type of ions in the deep well. Wherein the deep well has a geometry gap with a width formed under the Schottky contact, the first type of ions and the second type of ions are complementary, and the width of the gap adjusts the breakdown voltage.Type: GrantFiled: November 17, 2006Date of Patent: February 28, 2012Assignee: System General CorporationInventors: Chiu-Chih Chiang, Chih-Feng Huang, You-Kuo Wu, Long Shih Lin
-
Patent number: 8124466Abstract: The present invention provides a self-driven LDMOS which utilizes a parasitic resistor between a drain terminal and an auxiliary region. The parasitic resistor is formed between two depletion boundaries in a quasi-linked deep N-type well. When the two depletion boundaries pinch off, a gate-voltage potential at a gate terminal is clipped at a drain-voltage potential at said drain terminal. Since the gate-voltage potential is designed to be equal to or higher than a start-threshold voltage, the LDMOS is turned on accordingly. Besides, no additional die space and masking process are needed to manufacture the parasitic resistor. Furthermore, the parasitic resistor of the present invention does not lower the breakdown voltage and the operating speed of the LDMOS. In addition, when the two depletion boundaries pinch off, the gate-voltage potential does not vary in response to an increment of the drain-voltage potential.Type: GrantFiled: June 3, 2008Date of Patent: February 28, 2012Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7911031Abstract: Voltage-controlled semiconductor structures, voltage-controlled resistors, and manufacturing processes are provided. The semiconductor structure comprises a substrate, a first doped well, and a second doped well. The substrate is doped with a first type of ions. The first doped well is with a second type of ions and is formed in the substrate. The second doped well is with the second type of ions and is formed in the substrate. The first type of ions and the second type of ions are complementary. A resistor is formed between the first doped well and the second doped well. A resistivity of the resistor is controlled by a differential voltage. A resistivity of the resistor relates to a first depth of the first doped well, a second depth of the second doped well, and a distance between the first doped well and the second doped well. The resistivity of the resistor is higher than that of a well resistor formed in a single doped well with the second type of ions.Type: GrantFiled: August 21, 2006Date of Patent: March 22, 2011Assignee: System General CorporationInventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7888704Abstract: A semiconductor device for electrostatic discharge protection is disclosed, and at least comprises a high-voltage parasite silicon controlled rectifier (HVSCR) and a diode. The HVSCR has an anode and a cathode, and the cathode of HVSCR is coupled to a ground. The diode, coupled to the HVSCR in series, also has an anode and a cathode. The anode of the diode is coupled to the anode of the HVSCR, and the cathode of the diode is coupled to a terminal applied with a positive voltage. The diode has a second conductivity type zone that could be constructed to form several strips or small blocks spaced apart from each other. Those small blocks could be any shapes and arranged regularly or randomly.Type: GrantFiled: August 15, 2008Date of Patent: February 15, 2011Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Han-Chung Tai
-
Patent number: 7829928Abstract: A semiconductor structure of a high side driver and method for manufacturing the same is disclosed. The semiconductor of a high side driver includes an ion-doped junction and an isolation layer formed on the ion-doped junction. The ion-doped junction has a number of ion-doped deep wells, and the ion-doped deep wells are separated but partially linked with each other.Type: GrantFiled: June 26, 2006Date of Patent: November 9, 2010Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7759769Abstract: A semiconductor structure of a high side driver includes an ion-doped junction. The ion-doped junction includes a substrate and a deep well. The deep well is formed in the substrate and has a first concave structure. The ion-doped junction includes a semiconductor region connected to the first concave structure of the deep well and having substantially the same ion-doping concentration as the substrate.Type: GrantFiled: July 20, 2006Date of Patent: July 20, 2010Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Patent number: 7732890Abstract: The high voltage integrated circuit comprises a P substrate. An N well barrier is disposed in the substrate. Separated P diffusion regions forming P wells are disposed in the substrate for serving as the isolation structures. The low voltage control circuit is located outside the N well barrier. A floating circuit is located inside the N well barrier. In order to develop a high voltage junction barrier in between the floating circuit and the substrate, the maximum space of devices of the floating circuit is restricted.Type: GrantFiled: June 28, 2006Date of Patent: June 8, 2010Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang, You-Kuo Wu, Long Shih Lin
-
Publication number: 20100091420Abstract: A control circuit with protection circuit for power supply according to the present invention comprises a peak-detection circuit and a protection circuit. The peak-detection circuit detects an AC input voltage and generates a peak-detection signal. The protection circuit generates a reset signal to reduce the output of the power supply in response to the peak-detection signal. The present invention can protect the power supply in response to the AC input voltage effectively through the peak-detection circuit.Type: ApplicationFiled: December 18, 2008Publication date: April 15, 2010Inventors: Meng-Jen TSAI, Choa-Chih Lin, Rui-Hong Lu, Chiu-Chih Chiang
-
Publication number: 20100038677Abstract: A semiconductor device for electrostatic discharge protection is disclosed, and at least comprises a high-voltage parasite silicon controlled rectifier (HVSCR) and a diode. The HVSCR has an anode and a cathode, and the cathode of HVSCR is coupled to a ground. The diode, coupled to the HVSCR in series, also has an anode and a cathode. The anode of the diode is coupled to the anode of the HVSCR, and the cathode of the diode is coupled to a terminal applied with a positive voltage. The diode has a second conductivity type zone that could be constructed to form several strips or small blocks spaced apart from each other. Those small blocks could be any shapes and arranged regularly or randomly.Type: ApplicationFiled: August 15, 2008Publication date: February 18, 2010Applicant: SYSTEM GENERAL CORP.Inventors: Chiu-Chih Chiang, Han-Chung Tai
-
Patent number: 7655990Abstract: The present invention proposes a voltage-clipping device utilizing a pinch-off mechanism formed by two depletion boundaries. A clipping voltage of the voltage-clipping device can be adjusted in response to a gate voltage; a gap of a quasi-linked well; and a doping concentration and a depth of the quasi-linked well and a well with complementary doping polarity to the quasi-linked well. The voltage-clipping device can be integrated within a semiconductor device as a voltage stepping down device in a tiny size, compared to traditional transformers.Type: GrantFiled: June 15, 2006Date of Patent: February 2, 2010Assignee: System General Corp.Inventors: Chiu-Chih Chiang, Chih-Feng Huang, You-Kuo Wu, Long Shih Lin
-
Patent number: 7615976Abstract: A switching circuit for power converters is presented. It includes a voltage-clipping device, a resistive device, a first transistor and a second transistor. The voltage-clipping device is coupled to an input voltage. The first transistor is connected in series with the voltage-clipping device for switching the input voltage. The second transistor is coupled to control the first transistor and the voltage-clipping device in response to a control signal. The resistive device provides a bias voltage to turn on the voltage-clipping device and the first transistor when the second transistor is turned off. Once the second transistor is turned on, the first transistor is turned off and the voltage-clipping device is negatively biased. The voltage-clipping device is developed to clamp a maximum voltage for the first transistor.Type: GrantFiled: April 19, 2006Date of Patent: November 10, 2009Assignee: System General Corp.Inventors: Chih-Feng Huang, Chiu-Chih Chiang, You-Kuo Wu, Wei-Hsuan Huang, Ta-yung Yang
-
Patent number: 7589393Abstract: A semiconductor structure of a high side driver includes an ion-doped junction. The ion-doped junction includes a substrate, a first deep well and a second deep well, a first heavy ion-doped region and a second heavy ion-doped region. The first deep well and second deep well are formed in the substrate, which are separated but partially linked with each other, and the first deep well and the second deep well have the same ion-doped type. The first heavy ion-doped region is formed in the first deep well for connecting to a first high voltage, and the first heavy ion-doped region has the same ion-doped type as the first deep well. The second heavy ion-doped region is formed in the second deep well for connecting to a second high voltage, and the second heavy ion-doped region has the same ion-doped type as the first deep well.Type: GrantFiled: July 25, 2006Date of Patent: September 15, 2009Assignee: System General CorporationInventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Publication number: 20090051019Abstract: A multi-chip module package is provided, which includes a first chip mounted on via a first conductive adhesive and electrically connected to a first chip carrier, a second chip mounted on via a second conductive adhesive and electrically connected to a second chip carrier which is spaced apart from the first chip carrier, wherein the second conductive adhesive is made of an adhesive material the same as that of the first conductive material, a plurality of conductive elements to electrically connect the first chip to the second chip and an encapsulant encapsulating the first chip, the first chip carrier, the second chip, the second chip carrier and the plurality of conductive elements, allowing a portion of both chip carriers to be exposed to the encapsulant, so that the first chip and second chip are able to be insulated by the separation of the first and second chip carriers.Type: ApplicationFiled: August 20, 2007Publication date: February 26, 2009Inventors: Chih-Feng Huang, Chiu-Chih Chiang, You-Kuo Wu, Lih-Ming Doong
-
Publication number: 20080278279Abstract: A semiconductor structure with high breakdown voltage and high resistance and method for manufacturing the same. The semiconductor structure at least comprises a substrate having a first conductive type; a deep well having a second conductive type formed in the substrate; two first wells having the first conductive type and formed within the deep well; a second well having the first conductive type and formed between two first wells within the deep well, and a implant dosage of the second well lighter than a implant dosage of the first well; and two first doping regions having the first conductive type and respectively formed within the first wells.Type: ApplicationFiled: May 11, 2007Publication date: November 13, 2008Applicant: SYSTEM GENERAL CORP.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Publication number: 20080248638Abstract: The present invention provides a self-driven LDMOS which utilizes a parasitic resistor between a drain terminal and an auxiliary region. The parasitic resistor is formed between two depletion boundaries in a quasi-linked deep N-type well. When the two depletion boundaries pinch off, a gate-voltage potential at a gate terminal is clipped at a drain-voltage potential at said drain terminal. Since the gate-voltage potential is designed to be equal to or higher than a start-threshold voltage, the LDMOS is turned on accordingly. Besides, no additional die space and masking process are needed to manufacture the parasitic resistor. Furthermore, the parasitic resistor of the present invention does not lower the breakdown voltage and the operating speed of the LDMOS. In addition, when the two depletion boundaries pinch off, the gate-voltage potential does not vary in response to an increment of the drain-voltage potential.Type: ApplicationFiled: June 3, 2008Publication date: October 9, 2008Applicant: SYSTEM GENERAL CORP.Inventors: Chiu-Chih Chiang, Chih-Feng Huang
-
Publication number: 20080116539Abstract: A Schottky device and a semiconductor process of making the same are provided. The Schottky device comprises a substrate, a deep well, a Schottky contact, and an Ohmic contact. The substrate is doped with a first type of ions. The deep well is doped with a second type of ions, and formed in the substrate. The Schottky contact contacts a first electrode with the deep well. The Ohmic contact contacts a second electrode with a heavily doped region with the second type of ions in the deep well. Wherein the deep well has a geometry gap with a width formed under the Schottky contact, the first type of ions and the second type of ions are complementary, and the width of the gap adjusts the breakdown voltage.Type: ApplicationFiled: November 17, 2006Publication date: May 22, 2008Applicant: System General CorporationInventors: Chiu-Chih Chiang, Chih-Feng Huang, You-Kuo Wu, Long Shih Lin