Patents by Inventor Chris Tsu
Chris Tsu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7370263Abstract: A cyclic redundancy check (CRC) generator, in accordance with a specific embodiment of the present invention, generates a 32-bit CRC for each packet whose data bytes are carried over a 128-bit bus by first dividing the data bytes by a 123nd degree generator polynomial and subsequently dividing the remainder of the first division by a 32nd degree generator polynomial. Data bytes of a new packet are divided by a different dividing logic than those of a current packet. The remainder of division performed on the bytes of a new packet are supplied to the dividing logic adapted to divide the bytes of a current packet. The division by the 123nd degree generator polynomial is performed on a per byte basis, with the remainder of the division of the (i+1)th byte being used in the division of the ith byte.Type: GrantFiled: November 21, 2005Date of Patent: May 6, 2008Assignee: Sartre Satire LLCInventors: Andy P. Annadurai, Chris Tsu, Feng Han, Hong-Ming Li
-
Publication number: 20080037321Abstract: A flash memory system includes a multi level cell (MLC) flash memory organized into blocks and having pages of information, which has data and spare. The MLC flash memory includes at least a temporary area to store at least a portion of a page of information during a partial write operation. The MLC flash memory stores a page of information into a block identified by a target physical address. The flash memory system further includes a flash card micro-controller causes communication between a host flash card controller and the MLC flash memory and includes a buffer memory configured to store a portion of a page of information, where the micro-controller writes the at least a portion of a page of information to the temporary area and later copies the written at least a portion of a page of information into the block identified by a target physical address.Type: ApplicationFiled: July 9, 2007Publication date: February 14, 2008Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, David Chow
-
Patent number: 7318188Abstract: A cyclic redundancy check (CRC) generator, in accordance with a specific embodiment of the present invention, generates a 32-bit CRC for each packet whose data bytes are carried over a 128-bit bus by first dividing the data bytes by a 123nd degree generator polynomial and subsequently dividing the remainder of the first division by a 32nd degree generator polynomial. Data bytes of a new packet are divided by a different dividing logic than those of a current packet. The remainder of division performed on the bytes of a new packet are supplied to the dividing logic adapted to divide the bytes of a current packet. The division by the 123nd degree generator polynomial is performed on a per byte basis, with the remainder of the division of the (i+1)th byte being used in the division of the ith byte.Type: GrantFiled: September 22, 2005Date of Patent: January 8, 2008Assignee: Sartre Satire LLCInventors: Andy P. Annadurai, Chris Tsu, Feng Han, Hon-Ming Li
-
Publication number: 20070276987Abstract: A flash memory system includes flash memory organized into a plurality of blocks of pages for storage of information, a page including data and spare, the blocks being identifiable, within the flash memory, by a physical address. The system further has a flash controller for communicating with a host and the flash memory and includes volatile memory for storing a source-shadow table of logical addresses identifying blocks addressable by the physical addresses. The source-shadow table has an address mapping table and a property value table. The property value table is used to store property values, each of which is associated with a block of a predetermined group of blocks and is indicative of the number of times a block has been written since the last erase operation performed thereon.Type: ApplicationFiled: June 22, 2007Publication date: November 29, 2007Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, David Chow
-
Publication number: 20070276988Abstract: A flash controller is adapted to communicate with a host and the flash memory and including volatile memory configured to store a page-block table of logical addresses addressable by the physical addresses. The logical addresses are used by the controller to identify the blocks. The table has an address mapping table and a property value table, the property value table includes property values, each of the property values being increased in value every time a block is written up to a maximum value and being associated with a block of a predetermined group of blocks and indicative of the number of times a block has been written, the property values corresponding to the logical addresses of the address mapping table, wherein the maximum number the property values of the predetermined group of blocks take on is adjustably different than the maximum number the property values of another group of blocks.Type: ApplicationFiled: July 18, 2007Publication date: November 29, 2007Applicant: SUPER TALENT ELECTRONICS, INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, David Chow
-
Patent number: 7292607Abstract: A method and circuitry for detecting a pattern in received data such as the A1A2 boundary in a SONET frame after deserialization. Two consecutive pluralities of bytes of incoming data are stored and compared with the A1 and A2 values (or bit shifted versions of the A1 and A2 values) until the boundary is detected. The data are then bit shifted so that every byte on the bus is either A2 or A1. A new aligned data bus is then formed such that the last A1 bit occurs on the data bus for a given clock cycle and the first A2 bit occurs on the data bus during the next clock cycle.Type: GrantFiled: February 4, 2002Date of Patent: November 6, 2007Assignee: Sartre Satire LLCInventors: Andy Annadurai, Chris Tsu, Feng Han
-
Publication number: 20070233955Abstract: A Secure Digital (SD) flash microcontroller includes a memory interface to SRAM or DRAM, a flash-memory interface, and a SD interface to an SD bus. The flash memory can be on a flash bus or on the SD bus. The microcontroller is booted from boot code stored in the flash memory. An initial boot loader is read from the first page of flash by a state machine and written to a small RAM. A central processing unit (CPU) in the microcontroller reads instructions from the small RAM, executing the initial boot loader, which reads more pages from flash. These pages are buffered by the small RAM and written to a larger DRAM. Once an extended boot sequence is written to DRAM, the CPU toggles a RAM_BASE bit to cause instruction fetching from DRAM. Then the extended boot sequence is executed from DRAM, copying an OS image from flash to DRAM.Type: ApplicationFiled: February 27, 2007Publication date: October 4, 2007Applicant: SUPER TALENT ELECTRONICS INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, Ming-Shiang Shen
-
Publication number: 20070168614Abstract: An adaptable-capacity Secure Digital (SD) card operates as a standard-capacity SD card for a standard-capacity SD 2.0 or 1.x host, and operates as a high-capacity SD card when connected to a high-capacity SD 2.0 host. A 32-bit argument received in a SD bus transaction from the host may be a 32-bit address, which can access 4 G bytes of flash memory in standard-capacity mode. For high-capacity mode, the addressable unit is a 512-byte sector, greatly increasing the addressable memory size. A SD protocol interface on a controller chip performs handshaking with the host to determine the SD version and memory capacity of the host. Host addresses are sent as byte or sector addresses to a flash memory manager on the controller chip, depending on the capacity mode agreed on during the handshaking. Memory areas on the adaptable-capacity SD card for high and standard modes can be separate or overlapping.Type: ApplicationFiled: January 20, 2007Publication date: July 19, 2007Applicant: SUPER TALENT ELECTRONICS INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, Ming-Shiang Shen
-
Publication number: 20070147157Abstract: A dual-voltage secure digital (SD) card can be inserted into a legacy host or a newer host. Legacy hosts drive a high voltage such as 3.3 volts onto the power line of the SD bus, while newer hosts drive the power line with a reduced voltage such as 1.8 volts. A flash and voltage controller chip on the SD card has a controller core that operates at the reduced voltage. A voltage regulator on the SD card, or a power management unit inside the controller chip generates an internal power voltage of 1.8 volts from the dual-voltage SD bus power line. The internal power voltage is applied to the controller core and to a voltage converter that generates a flash power voltage from the internal power voltage. The flash power voltage is applied to flash-memory chips on the SD card that operate at the higher voltage.Type: ApplicationFiled: January 20, 2007Publication date: June 28, 2007Applicant: SUPER TALENT ELECTRONICS INC.Inventors: Jianjun Luo, Chris Tsu, Charles Lee, Ming-Shiang Shen
-
Publication number: 20070076624Abstract: A method and circuitry for detecting a pattern in received data such as the A1A2 boundary in a SONET frame after deserialization. Two consecutive pluralities of bytes of incoming data are stored and compared with the A1 and A2 values (or bit shifted versions of the A1 and A2 values) until the boundary is detected. The data are then bit shifted so that every byte on the bus is either A2 or A1. A new aligned data bus is then formed such that the last A1 bit occurs on the data bus for a given clock cycle and the first A2 bit occurs on the data bus during the next clock cycle.Type: ApplicationFiled: August 30, 2006Publication date: April 5, 2007Inventors: Andy Annadurai, Chris Tsu, Feng Han
-
Publication number: 20070019685Abstract: Method and circuitry for de-skewing data in data communication networks such as a SONET. The data is sent from a system chip to a framer chip where the data is de-skewed. To detect data skew, the system chip sends a training sequence to the framer chip. The information bits sent to the framer chip are searched in order to detect the training sequence. The training sequences contain clear transition patterns at which all 16 bits of the transmit data and the TCTL signal line are inverted. If any bit does not invert, this bit must be a skewed bit. Based on the data one clock cycle before and one clock cycle after this transition, the skewed bit can be corrected back. After the data skew is detected, a multiplexing logic circuitry is used to correct the skew based on one clock cycle either before or after the transition. The multiplexing logic circuitry includes at least three registers coupled to the inputs of the multiplexing logic circuitry.Type: ApplicationFiled: August 30, 2006Publication date: January 25, 2007Inventors: Andy Annadurai, Feng Han, Mohammed Rahman, Chris Tsu
-
Patent number: 7130317Abstract: Method and circuitry for de-skewing data in data communication networks such as a SONET. The data is sent from a system chip to a framer chip where the data is de-skewed. To detect data skew, the system chip sends a training sequence to the framer chip. The information bits sent to the framer chip are searched in order to detect the training sequence. The training sequences contain clear transition patterns at which all 16 bits of the transmit data and the TCTL signal line are inverted. If any bit does not invert, this bit must be a skewed bit. Based on the data one clock cycle before and one clock cycle after this transition, the skewed bit can be corrected back. After the data skew is detected, a multiplexing logic circuitry is used to correct the skew based on one clock cycle either before or after the transition. The multiplexing logic circuitry includes at least three registers coupled to the inputs of the multiplexing logic circuitry.Type: GrantFiled: November 19, 2001Date of Patent: October 31, 2006Inventors: Andy P. Annadurai, Feng Han, Mohammed Rahman, Chris Tsu
-
Patent number: 7068673Abstract: Method and apparatus for processing data packets within a communication system such as a synchronous optical network (SONET) detect an invalid byte and drop and shift bytes of data to address an invalid byte. A method according to one embodiment of the present invention, includes receiving a first data packet in the communication system. Thereafter, it is determined whether this packet ends with both a valid byte and an invalid byte of data. If both the valid and invalid bytes are present, the invalid byte is dropped and a valid byte from a succeeding data packet is concatenated with the valid byte of the first data packet, and byte shifting occurs in the succeeding data packet. Byte shifting continues until a second packet ending with an invalid byte is encountered. Skipping a clock cycle at the end of the second packet with the invalid byte results in packets with only valid data.Type: GrantFiled: February 27, 2002Date of Patent: June 27, 2006Inventors: Andy P. Annadurai, Feng Han, Mohammed Rahman, Chris Tsu
-
Patent number: 6968492Abstract: A cyclic redundancy check (CRC) generator, in accordance with a specific embodiment of the present invention, generates a 32-bit CRC for each packet whose data bytes are carried over a 128-bit bus by first dividing the data bytes by a 123nd degree generator polynomial and subsequently dividing the remainder of the first division by a 32nd degree generator polynomial. Data bytes of a new packet are divided by a different dividing logic than those of a current packet. The remainder of division performed on the bytes of a new packet are supplied to the dividing logic adapted to divide the bytes of a current packet. The division by the 123nd degree generator polynomial is performed on a per byte basis, with the remainder of the division of the (i+1)th byte being used in the division of the ith byte.Type: GrantFiled: March 28, 2002Date of Patent: November 22, 2005Inventors: Andy P. Annadurai, Chris Tsu, Feng Han, Hon-Ming Li
-
Publication number: 20030161346Abstract: Method and apparatus for processing data packets within a communication system such as a synchronous optical network (SONET) detect an invalid byte and drop and shift bytes of data to address an invalid byte. A method according to one embodiment of the present invention, includes receiving a first data packet in the communication system. Thereafter, it is determined whether this packet ends with both a valid byte and an invalid byte of data. If both the valid and invalid bytes are present, the invalid byte is dropped and a valid byte from a succeeding data packet is concatenated with the valid byte of the first data packet, and byte shifting occurs in the succeeding data packet. Byte shifting continues until a second packet ending with an invalid byte is encountered. Skipping a clock cycle at the end of the second packet with the invalid byte results in packets with only valid data.Type: ApplicationFiled: February 27, 2002Publication date: August 28, 2003Applicant: SynTera Communications, Inc.Inventors: Andy P. Annadurai, Feng Han, Mohammed Rahman, Chris Tsu
-
Publication number: 20030147425Abstract: A method and circuitry for detecting a pattern in received data such as the A1A2 boundary in a SONET frame after deserialization. Two consecutive pluralities of bytes of incoming data are stored and compared with the A1 and A2 values (or bit shifted versions of the A1 and A2 values) until the boundary is detected. The data are then bit shifted so that every byte on the bus is either A2 or A1. A new aligned data bus is then formed such that the last A1 bit occurs on the data bus for a given clock cycle and the first A2 bit occurs on the data bus during the next clock cycle.Type: ApplicationFiled: February 4, 2002Publication date: August 7, 2003Applicant: SynTera CommunicationsInventors: Andy Annadurai, Chris Tsu, Feng Han
-
Publication number: 20030095575Abstract: Method and circuitry for de-skewing data in data communication networks such as a SONET. The data is sent from a system chip to a framer chip where the data is de-skewed. To detect data skew, the system chip sends a training sequence to the framer chip. The information bits sent to the framer chip are searched in order to detect the training sequence. The training sequences contain clear transition patterns at which all 16 bits of the transmit data and the TCTL signal line are inverted. If any bit does not invert, this bit must be a skewed bit. Based on the data one clock cycle before and one clock cycle after this transition, the skewed bit can be corrected back. After the data skew is detected, a multiplexing logic circuitry is used to correct the skew based on one clock cycle either before or after the transition. The multiplexing logic circuitry includes at least three registers coupled to the inputs of the multiplexing logic circuitry.Type: ApplicationFiled: November 19, 2001Publication date: May 22, 2003Applicant: SynTera CorporationInventors: Andy P. Annadurai, Feng Han, Mohammed Rahman, Chris Tsu
-
Patent number: 6466736Abstract: A controller architecture optimized for processing audio and video information in playback systems used for reproducing information stored on optical discs such as CDs and DVDs. The controller uses a unique parallel interface to facilitate the transfer of CD data and DVD data from the controller to a MPEG decoder. The controller also performs servo control operations, data processing and error detection and correction operations for CD data and DVD data, and provides shared memory resources for internal operations of the controller. DVD/CD playback systems incorporating the present invention occupy less real estate, have smaller pin counts, are less complex, and are cheaper to manufacture than conventional playback systems.Type: GrantFiled: December 31, 1998Date of Patent: October 15, 2002Assignee: Oak Technology, Inc.Inventors: Kong-Chen Chen, Chris Tsu, Wen Hsu